Home
last modified time | relevance | path

Searched refs:reg5 (Results 1 – 25 of 50) sorted by relevance

12

/linux-6.15/arch/arm/lib/
H A Dcopy_from_user.S53 .macro ldr8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
55 ldr4w \ptr, \reg5, \reg6, \reg7, \reg8, \abort
70 .macro ldr8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
71 USERL(\abort, ldmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8})
86 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
87 stmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
H A Dcopy_to_user.S44 .macro ldr8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
45 ldmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
64 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
69 str1w \ptr, \reg5, \abort
83 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
84 USERL(\abort, stmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8})
H A Dmemcpy.S25 .macro ldr8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
26 ldmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
37 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
38 stmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
/linux-6.15/drivers/net/ethernet/8390/
H A Dwd.c205 unsigned char reg5 = inb(ioaddr+5); in wd_probe1() local
214 dev->mem_start = ((reg5 & 0x1c) + 0xc0) << 12; in wd_probe1()
215 dev->irq = (reg5 & 0xe0) == 0xe0 ? 10 : (reg5 >> 5) + 1; in wd_probe1()
379 ei_status.reg5 = ((dev->mem_start>>19) & 0x1f) | NIC16; in wd_open()
382 outb(ei_status.reg5, ioaddr+WD_CMDREG5); in wd_open()
421 outb(ISA16 | ei_status.reg5, wd_cmdreg+WD_CMDREG5); in wd_get_8390_hdr()
458 outb(ei_status.reg5, wd_cmdreg+WD_CMDREG5); in wd_block_input()
471 outb(ISA16 | ei_status.reg5, wd_cmdreg+WD_CMDREG5); in wd_block_output()
473 outb(ei_status.reg5, wd_cmdreg+WD_CMDREG5); in wd_block_output()
490 outb(ei_status.reg5, wd_cmdreg + WD_CMDREG5 ); in wd_close()
H A D8390.h101 unsigned char reg5; /* Register '5' in a WD8013 */ member
/linux-6.15/arch/m68k/atari/
H A Ddebug.c219 int clksrc, clkmode, div, reg3, reg5; in atari_init_scc_port() local
240 reg5 = (cflag & CSIZE) == CS8 ? 0x60 : 0x20 | 0x82 /* assert DTR/RTS */; in atari_init_scc_port()
248 SCC_WRITE(5, reg5); in atari_init_scc_port()
258 SCC_WRITE(5, reg5 | 8); in atari_init_scc_port()
/linux-6.15/Documentation/devicetree/bindings/mfd/
H A Drockchip,rk806.yaml52 The input supply for dcdc-reg5.
80 The input supply for pldo-reg4 and pldo-reg5.
88 The input supply for nldo-reg4 and nldo-reg5.
208 vdd_gpu_mem_s0: dcdc-reg5 {
329 vccio_sd_s0: pldo-reg5 {
396 vdd_0v85_s0: nldo-reg5 {
/linux-6.15/sound/soc/codecs/
H A Dwm9081.c549 u16 reg1, reg4, reg5; in wm9081_set_fll() local
571 reg5 = snd_soc_component_read(component, WM9081_FLL_CONTROL_5); in wm9081_set_fll()
572 reg5 &= ~WM9081_FLL_CLK_SRC_MASK; in wm9081_set_fll()
576 reg5 |= 0x1; in wm9081_set_fll()
613 reg5 &= ~WM9081_FLL_CLK_REF_DIV_MASK; in wm9081_set_fll()
614 reg5 |= fll_div.fll_clk_ref_div << WM9081_FLL_CLK_REF_DIV_SHIFT; in wm9081_set_fll()
615 snd_soc_component_write(component, WM9081_FLL_CONTROL_5, reg5); in wm9081_set_fll()
H A Dwm8993.c471 u16 reg1, reg4, reg5; in _wm8993_set_fll() local
497 reg5 = snd_soc_component_read(component, WM8993_FLL_CONTROL_5); in _wm8993_set_fll()
498 reg5 &= ~WM8993_FLL_CLK_SRC_MASK; in _wm8993_set_fll()
505 reg5 |= 1; in _wm8993_set_fll()
509 reg5 |= 2; in _wm8993_set_fll()
540 reg5 &= ~WM8993_FLL_CLK_REF_DIV_MASK; in _wm8993_set_fll()
541 reg5 |= fll_div.fll_clk_ref_div << WM8993_FLL_CLK_REF_DIV_SHIFT; in _wm8993_set_fll()
542 snd_soc_component_write(component, WM8993_FLL_CONTROL_5, reg5); in _wm8993_set_fll()
H A Dcx2072x.c689 union cx2072x_reg_i2spcm_ctrl_reg5 reg5; in cx2072x_config_i2spcm() local
824 reg5.r.i2s_pcm_clk_div_chan_en = 0; in cx2072x_config_i2spcm()
838 reg5.r.i2s_pcm_clk_div = (u32)div - 1; in cx2072x_config_i2spcm()
839 reg5.r.i2s_pcm_clk_div_chan_en = 1; in cx2072x_config_i2spcm()
849 regmap_write(cx2072x->regmap, CX2072X_I2SPCM_CONTROL5, reg5.ulval); in cx2072x_config_i2spcm()
/linux-6.15/drivers/video/fbdev/
H A Dvalkyriefb.h70 struct vpreg reg5; member
/linux-6.15/arch/arm64/boot/dts/rockchip/
H A Drk3588-firefly-core-3588j.dtsi231 vdd_ddr_s0: dcdc-reg5 {
353 vccio_sd_s0: pldo-reg5 {
428 vdd_0v75_s0: nldo-reg5 {
H A Drk3588-firefly-icore-3588q.dtsi228 vdd_ddr_s0: dcdc-reg5 {
350 vccio_sd_s0: pldo-reg5 {
425 vdd_0v75_s0: nldo-reg5 {
H A Drk3588-edgeble-neu6a-common.dtsi259 vdd_ddr_s0: dcdc-reg5 {
383 vccio_sd_s0: pldo-reg5 {
459 vdd_0v75_s0: nldo-reg5 {
H A Drk3588-armsom-lm7.dtsi242 vdd_ddr_s0: dcdc-reg5 {
366 vccio_sd_s0: pldo-reg5 {
442 vdd_0v75_s0: nldo-reg5 {
H A Drk3588-fet3588-c.dtsi340 vdd_ddr_s0: dcdc-reg5 {
464 vccio_sd_s0: pldo-reg5 {
540 vdd_0v75_s0: nldo-reg5 {
H A Drk3588-quartzpro64.dts561 vdd_gpu_mem_s0: dcdc-reg5 {
698 vccio_sd_s0: pldo-reg5 {
777 vdd_0v85_s0: nldo-reg5 {
893 vdd_cpu_big1_mem_s0: dcdc-reg5 {
1030 vcc_2v8_cam_s0: pldo-reg5 {
1109 avdd_1v2_s0: nldo-reg5 {
H A Drk3588s-evb1-v10.dts543 vdd_gpu_mem_s0: dcdc-reg5 {
674 vccio_sd_s0: pldo-reg5 {
747 vdd_0v85_s0: nldo-reg5 {
864 vdd_cpu_big1_mem_s0: dcdc-reg5 {
998 vcc_2v8_cam_s0: pldo-reg5 {
1070 avdd_1v2_s0: nldo-reg5 {
H A Drk3588-coolpi-cm5.dtsi437 vdd_ddr_s0: dcdc-reg5 {
561 vccio_sd_s0: pldo-reg5 {
637 vdd_0v75_s0: nldo-reg5 {
H A Drk3588-toybrick-x0.dts442 vdd_ddr_s0: dcdc-reg5 {
564 vccio_sd_s0: pldo-reg5 {
639 vdd_0v75_s0: nldo-reg5 {
H A Drk3588-friendlyelec-cm3588.dtsi438 vdd_ddr_s0: dcdc-reg5 {
562 vccio_sd_s0: pldo-reg5 {
638 vdd_0v75_s0: nldo-reg5 {
H A Drk3588s-khadas-edge2.dts474 vdd_ddr_s0: dcdc-reg5 {
598 vccio_sd_s0: pldo-reg5 {
674 vdd_0v75_s0: nldo-reg5 {
H A Drk3588-evb1-v10.dts771 vdd_gpu_mem_s0: dcdc-reg5 {
898 vccio_sd_s0: pldo-reg5 {
970 vdd_0v85_s0: nldo-reg5 {
1081 vdd_cpu_big1_mem_s0: dcdc-reg5 {
1205 vcc_2v8_cam_s0: pldo-reg5 {
1276 avdd_1v2_s0: nldo-reg5 {
H A Drk3588-orangepi-5.dtsi504 vdd_ddr_s0: dcdc-reg5 {
630 vccio_sd_s0: pldo-reg5 {
712 vdd_0v75_s0: nldo-reg5 {
/linux-6.15/arch/sparc/lib/
H A Dcopy_page.S38 #define TOUCH(reg0, reg1, reg2, reg3, reg4, reg5, reg6, reg7) \ argument
41 fsrc2 %reg4, %f56; fsrc2 %reg5, %f58; \

12