Home
last modified time | relevance | path

Searched refs:rd_enable (Results 1 – 25 of 31) sorted by relevance

12

/linux-6.15/drivers/gpu/drm/msm/disp/dpu1/catalog/
H A Ddpu_6_3_sm6115.h124 {.rd_enable = 1, .wr_enable = 1},
125 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_5_qcm2290.h117 {.rd_enable = 1, .wr_enable = 1},
118 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_9_sm6375.h134 {.rd_enable = 1, .wr_enable = 1},
135 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_1_15_msm8917.h153 {.rd_enable = 1, .wr_enable = 1},
154 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_1_14_msm8937.h175 {.rd_enable = 1, .wr_enable = 1},
176 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_1_16_msm8953.h182 {.rd_enable = 1, .wr_enable = 1},
183 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_5_4_sm6125.h203 {.rd_enable = 1, .wr_enable = 1},
204 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_2_sc7180.h191 {.rd_enable = 1, .wr_enable = 1},
192 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_3_3_sdm630.h190 {.rd_enable = 1, .wr_enable = 1},
191 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_4_sm6350.h209 {.rd_enable = 1, .wr_enable = 1},
210 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_7_2_sc7280.h235 {.rd_enable = 1, .wr_enable = 1},
236 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_5_3_sm6150.h235 {.rd_enable = 1, .wr_enable = 1},
236 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_3_2_sdm660.h253 {.rd_enable = 1, .wr_enable = 1},
254 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_3_0_msm8998.h289 {.rd_enable = 1, .wr_enable = 1},
290 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_5_2_sm7150.h296 {.rd_enable = 1, .wr_enable = 1},
297 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_1_7_msm8996.h299 {.rd_enable = 1, .wr_enable = 1},
300 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_4_0_sdm845.h306 {.rd_enable = 1, .wr_enable = 1},
307 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_5_0_sm8150.h375 {.rd_enable = 1, .wr_enable = 1},
376 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_0_sm8250.h373 {.rd_enable = 1, .wr_enable = 1},
374 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_9_0_sm8550.h394 {.rd_enable = 1, .wr_enable = 1},
395 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_7_0_sm8350.h383 {.rd_enable = 1, .wr_enable = 1},
384 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_5_1_sc8180x.h401 {.rd_enable = 1, .wr_enable = 1},
402 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_8_1_sm8450.h399 {.rd_enable = 1, .wr_enable = 1},
400 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_8_0_sc8280xp.h422 {.rd_enable = 1, .wr_enable = 1},
423 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_9_2_x1e80100.h440 {.rd_enable = 1, .wr_enable = 1},
441 {.rd_enable = 1, .wr_enable = 0}

12