Home
last modified time | relevance | path

Searched refs:range_min_qp (Results 1 – 9 of 9) sorted by relevance

/linux-6.15/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_dsc_1_2.c289 (rc[0].range_min_qp << 0) | in dpu_hw_dsc_config_thresh_1_2()
290 (rc[1].range_min_qp << 5) | in dpu_hw_dsc_config_thresh_1_2()
291 (rc[2].range_min_qp << 10) | in dpu_hw_dsc_config_thresh_1_2()
292 (rc[3].range_min_qp << 15) | in dpu_hw_dsc_config_thresh_1_2()
293 (rc[4].range_min_qp << 20)); in dpu_hw_dsc_config_thresh_1_2()
308 (rc[5].range_min_qp << 0) | in dpu_hw_dsc_config_thresh_1_2()
309 (rc[6].range_min_qp << 5) | in dpu_hw_dsc_config_thresh_1_2()
310 (rc[7].range_min_qp << 10) | in dpu_hw_dsc_config_thresh_1_2()
311 (rc[8].range_min_qp << 15) | in dpu_hw_dsc_config_thresh_1_2()
312 (rc[9].range_min_qp << 20)); in dpu_hw_dsc_config_thresh_1_2()
[all …]
H A Ddpu_hw_dsc.c144 DPU_REG_WRITE(c, off, rc[i].range_min_qp); in dpu_hw_dsc_config_thresh()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dsc/dcn401/
H A Ddcn401_dsc.c347 RANGE_MIN_QP0, reg_vals->pps.rc_range_params[0].range_min_qp, in dsc_write_to_registers()
352 RANGE_MIN_QP1, reg_vals->pps.rc_range_params[1].range_min_qp, in dsc_write_to_registers()
355 RANGE_MIN_QP2, reg_vals->pps.rc_range_params[2].range_min_qp, in dsc_write_to_registers()
360 RANGE_MIN_QP3, reg_vals->pps.rc_range_params[3].range_min_qp, in dsc_write_to_registers()
363 RANGE_MIN_QP4, reg_vals->pps.rc_range_params[4].range_min_qp, in dsc_write_to_registers()
368 RANGE_MIN_QP5, reg_vals->pps.rc_range_params[5].range_min_qp, in dsc_write_to_registers()
371 RANGE_MIN_QP6, reg_vals->pps.rc_range_params[6].range_min_qp, in dsc_write_to_registers()
376 RANGE_MIN_QP7, reg_vals->pps.rc_range_params[7].range_min_qp, in dsc_write_to_registers()
379 RANGE_MIN_QP8, reg_vals->pps.rc_range_params[8].range_min_qp, in dsc_write_to_registers()
384 RANGE_MIN_QP9, reg_vals->pps.rc_range_params[9].range_min_qp, in dsc_write_to_registers()
[all …]
/linux-6.15/drivers/gpu/drm/display/
H A Ddrm_dsc_helper.c247 cpu_to_be16((dsc_cfg->rc_range_params[i].range_min_qp << in drm_dsc_pps_payload_pack()
1285 vdsc_cfg->rc_range_params[i].range_min_qp = in drm_dsc_setup_rc_params()
1286 rc_params->rc_range_params[i].range_min_qp; in drm_dsc_setup_rc_params()
1533 rp[0].range_min_qp, rp[1].range_min_qp, rp[2].range_min_qp, rp[3].range_min_qp, in drm_dsc_dump_config_rc_params()
1534 rp[4].range_min_qp, rp[5].range_min_qp, rp[6].range_min_qp, rp[7].range_min_qp, in drm_dsc_dump_config_rc_params()
1535 rp[8].range_min_qp, rp[9].range_min_qp, rp[10].range_min_qp, rp[11].range_min_qp, in drm_dsc_dump_config_rc_params()
1536 rp[12].range_min_qp, rp[13].range_min_qp, rp[14].range_min_qp); in drm_dsc_dump_config_rc_params()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dsc/dcn20/
H A Ddcn20_dsc.c714 RANGE_MIN_QP0, reg_vals->pps.rc_range_params[0].range_min_qp, in dsc_write_to_registers()
719 RANGE_MIN_QP1, reg_vals->pps.rc_range_params[1].range_min_qp, in dsc_write_to_registers()
722 RANGE_MIN_QP2, reg_vals->pps.rc_range_params[2].range_min_qp, in dsc_write_to_registers()
727 RANGE_MIN_QP3, reg_vals->pps.rc_range_params[3].range_min_qp, in dsc_write_to_registers()
730 RANGE_MIN_QP4, reg_vals->pps.rc_range_params[4].range_min_qp, in dsc_write_to_registers()
735 RANGE_MIN_QP5, reg_vals->pps.rc_range_params[5].range_min_qp, in dsc_write_to_registers()
738 RANGE_MIN_QP6, reg_vals->pps.rc_range_params[6].range_min_qp, in dsc_write_to_registers()
743 RANGE_MIN_QP7, reg_vals->pps.rc_range_params[7].range_min_qp, in dsc_write_to_registers()
746 RANGE_MIN_QP8, reg_vals->pps.rc_range_params[8].range_min_qp, in dsc_write_to_registers()
751 RANGE_MIN_QP9, reg_vals->pps.rc_range_params[9].range_min_qp, in dsc_write_to_registers()
[all …]
/linux-6.15/drivers/gpu/drm/amd/display/dc/dsc/
H A Ddscc_types.h36 int range_min_qp; member
H A Drc_calc_dpi.c84 dsc_cfg->rc_range_params[i].range_min_qp = rc->qp_min[i]; in copy_rc_to_cfg()
/linux-6.15/include/drm/display/
H A Ddrm_dsc.h54 u8 range_min_qp; member
/linux-6.15/drivers/gpu/drm/i915/display/
H A Dintel_vdsc.c62 vdsc_cfg->rc_range_params[buf].range_min_qp = in intel_vdsc_set_min_max_qp()
599 (vdsc_cfg->rc_range_params[i].range_min_qp << in intel_dsc_pps_configure()