Home
last modified time | relevance | path

Searched refs:priv_reg_irq (Results 1 – 9 of 9) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_gfx.h412 struct amdgpu_irq_src priv_reg_irq; member
H A Dgfx_v7_0.c4165 r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v7_0_late_init()
4380 &adev->gfx.priv_reg_irq); in gfx_v7_0_sw_init()
4499 amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v7_0_hw_fini()
5113 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v7_0_set_irq_funcs()
5114 adev->gfx.priv_reg_irq.funcs = &gfx_v7_0_priv_reg_irq_funcs; in gfx_v7_0_set_irq_funcs()
H A Dgfx_v9_4_3.c1077 &adev->gfx.priv_reg_irq); in gfx_v9_4_3_sw_init()
2330 amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v9_4_3_hw_fini()
2490 r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v9_4_3_late_init()
4769 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v9_4_3_set_irq_funcs()
4770 adev->gfx.priv_reg_irq.funcs = &gfx_v9_4_3_priv_reg_irq_funcs; in gfx_v9_4_3_set_irq_funcs()
H A Dgfx_v12_0.c1409 &adev->gfx.priv_reg_irq); in gfx_v12_0_sw_init()
3610 amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v12_0_hw_fini()
3724 r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v12_0_late_init()
5409 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v12_0_set_irq_funcs()
5410 adev->gfx.priv_reg_irq.funcs = &gfx_v12_0_priv_reg_irq_funcs; in gfx_v12_0_set_irq_funcs()
H A Dgfx_v6_0.c3067 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 184, &adev->gfx.priv_reg_irq); in gfx_v6_0_sw_init()
3548 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v6_0_set_irq_funcs()
3549 adev->gfx.priv_reg_irq.funcs = &gfx_v6_0_priv_reg_irq_funcs; in gfx_v6_0_set_irq_funcs()
H A Dgfx_v8_0.c1947 &adev->gfx.priv_reg_irq); in gfx_v8_0_sw_init()
4872 amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v8_0_hw_fini()
5266 r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v8_0_late_init()
7084 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v8_0_set_irq_funcs()
7085 adev->gfx.priv_reg_irq.funcs = &gfx_v8_0_priv_reg_irq_funcs; in gfx_v8_0_set_irq_funcs()
H A Dgfx_v11_0.c1670 &adev->gfx.priv_reg_irq); in gfx_v11_0_sw_init()
4731 amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v11_0_hw_fini()
5086 r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v11_0_late_init()
7009 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v11_0_set_irq_funcs()
7010 adev->gfx.priv_reg_irq.funcs = &gfx_v11_0_priv_reg_irq_funcs; in gfx_v11_0_set_irq_funcs()
H A Dgfx_v9_0.c2271 &adev->gfx.priv_reg_irq); in gfx_v9_0_sw_init()
4030 amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v9_0_hw_fini()
4835 r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v9_0_late_init()
7690 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v9_0_set_irq_funcs()
7691 adev->gfx.priv_reg_irq.funcs = &gfx_v9_0_priv_reg_irq_funcs; in gfx_v9_0_set_irq_funcs()
H A Dgfx_v10_0.c4857 &adev->gfx.priv_reg_irq); in gfx_v10_0_sw_init()
7498 amdgpu_irq_put(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v10_0_hw_fini()
7803 r = amdgpu_irq_get(adev, &adev->gfx.priv_reg_irq, 0); in gfx_v10_0_late_init()
9966 adev->gfx.priv_reg_irq.num_types = 1; in gfx_v10_0_set_irq_funcs()
9967 adev->gfx.priv_reg_irq.funcs = &gfx_v10_0_priv_reg_irq_funcs; in gfx_v10_0_set_irq_funcs()