Home
last modified time | relevance | path

Searched refs:pln_prog (Results 1 – 5 of 5) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/dml21/
H A Ddml21_wrapper.c127 struct dml2_per_plane_programming *pln_prog = NULL; in dml21_calculate_rq_and_dlg_params() local
152 if (!pln_prog->plane_descriptor) in dml21_calculate_rq_and_dlg_params()
156 num_dpps_required = pln_prog->num_dpps_required; in dml21_calculate_rq_and_dlg_params()
177 if (pln_prog->phantom_plane.valid) { in dml21_calculate_rq_and_dlg_params()
179 &pln_prog->phantom_plane.mcache_allocation, in dml21_calculate_rq_and_dlg_params()
311 struct dml2_per_plane_programming *pln_prog = NULL; in dml21_prepare_mcache_programming() local
333 mcache_config->num_pipes = pln_prog->num_dpps_required; in dml21_prepare_mcache_programming()
336 if (pln_prog->num_dpps_required == 0) { in dml21_prepare_mcache_programming()
352 if (pln_prog->phantom_plane.valid && in dml21_prepare_mcache_programming()
360 mcache_config->num_pipes = pln_prog->num_dpps_required; in dml21_prepare_mcache_programming()
[all …]
H A Ddml21_utils.c164 struct dml2_per_plane_programming *pln_prog, in dml21_populate_mall_allocation_size() argument
176 dc_pipe->surface_size_in_mall_bytes = pln_prog->surface_size_mall_bytes; in dml21_populate_mall_allocation_size()
180 dc_pipe->surface_size_in_mall_bytes = pln_prog->svp_size_mall_bytes; in dml21_populate_mall_allocation_size()
212 …, struct dc_state *context, struct pipe_ctx *pipe_ctx, struct dml2_per_plane_programming *pln_prog, in dml21_program_dc_pipe() argument
221 …memcpy(&pipe_ctx->hubp_regs, pln_prog->phantom_plane.pipe_regs[pipe_reg_index], sizeof(struct dml2… in dml21_program_dc_pipe()
225 …memcpy(&pipe_ctx->hubp_regs, pln_prog->pipe_regs[pipe_reg_index], sizeof(struct dml2_dchub_per_pip… in dml21_program_dc_pipe()
226 pipe_ctx->unbounded_req = pln_prog->pipe_regs[pipe_reg_index]->rq_regs.unbounded_request_enabled; in dml21_program_dc_pipe()
227 pipe_ctx->det_buffer_size_kb = pln_prog->pipe_regs[pipe_reg_index]->det_size * 64; in dml21_program_dc_pipe()
230 pipe_ctx->plane_res.bw.dppclk_khz = pln_prog->min_clocks.dcn4x.dppclk_khz; in dml21_program_dc_pipe()
234 dml21_populate_mall_allocation_size(context, dml_ctx, pln_prog, pipe_ctx); in dml21_program_dc_pipe()
H A Ddml21_utils.h27 struct dml2_per_plane_programming *pln_prog,
42 struct dml2_per_plane_programming *pln_prog,
H A Ddml21_translation_helper.h26 …*context, struct pipe_ctx *pipe_ctx, struct dml2_per_plane_programming *pln_prog, struct dml2_pipe…
H A Ddml21_translation_helper.c1152 struct dml2_per_plane_programming *pln_prog, in dml21_get_pipe_mcache_config() argument
1162 dml21_is_plane1_enabled(pln_prog->plane_descriptor->pixel_format); in dml21_get_pipe_mcache_config()