Home
last modified time | relevance | path

Searched refs:pll_settings (Results 1 – 14 of 14) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_clock_source.c197 struct pll_settings *pll_settings, in calc_fb_divider_checking_tolerance() argument
253 struct pll_settings *pll_settings, in calc_pll_dividers_in_range() argument
295 struct pll_settings *pll_settings) in calculate_pixel_clock_pll_dividers() argument
399 struct pll_settings *pll_settings) in pll_adjust_pix_clk() argument
477 struct pll_settings *pll_settings, in dce110_get_pix_clk_dividers_helper() argument
539 struct pll_settings *pll_settings, in dce112_get_pix_clk_dividers_helper() argument
571 struct pll_settings *pll_settings) in dce110_get_pix_clk_dividers() argument
604 struct pll_settings *pll_settings) in dce112_get_pix_clk_dividers() argument
848 struct pll_settings *pll_settings) in dce110_program_pix_clk() argument
922 struct pll_settings *pll_settings) in dce112_program_pix_clk() argument
[all …]
/linux-6.15/drivers/gpu/drm/amd/display/dc/inc/
H A Dclock_source.h107 struct pll_settings { struct
168 struct pll_settings *);
172 struct pll_settings *);
H A Dcore_types.h438 struct pll_settings pll_settings; member
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn314/
H A Ddcn314_hwseq.c481 &pipe_ctx->pll_settings); in apply_symclk_on_tx_off_wa()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dce110/
H A Ddce110_hwseq.c1456 pipe_ctx->pll_settings.feedback_divider; in build_audio_output()
1466 pipe_ctx->pll_settings.ss_percentage; in build_audio_output()
1541 &pipe_ctx->pll_settings)) { in dce110_enable_stream_timing()
3275 &pipes[i].pll_settings); in dce110_enable_dp_link_output()
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dce110/
H A Ddce110_resource.c923 &pipe_ctx->pll_settings); in dce110_resource_build_pipe_hw_param()
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn10/
H A Ddcn10_resource.c1036 &pipe_ctx->pll_settings); in build_pipe_hw_param()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_hwseq.c787 &pipe_ctx->pll_settings)) { in dcn401_enable_stream_timing()
1002 &pipe_ctx->pll_settings); in disable_link_output_symclk_on_tx_off()
/linux-6.15/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn401/
H A Ddcn401_clk_mgr.c542 &otg_master->pll_settings); in dcn401_update_clocks_update_dtb_dto()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn32/
H A Ddcn32_hwseq.c1380 &pipe_ctx->pll_settings); in apply_symclk_on_tx_off_wa()
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn401/
H A Ddcn401_resource.c1705 &pipe_ctx->pll_settings); in dcn401_build_pipe_pix_clk_params()
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn20/
H A Ddcn20_resource.c1288 &pipe_ctx->pll_settings); in dcn20_build_pipe_pix_clk_params()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.c873 &pipe_ctx->pll_settings)) { in dcn20_enable_stream_timing()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
H A Ddcn10_hwseq.c989 &pipe_ctx->pll_settings)) { in dcn10_enable_stream_timing()