Home
last modified time | relevance | path

Searched refs:pll_a (Results 1 – 25 of 45) sorted by relevance

12

/linux-6.15/drivers/gpu/drm/i915/display/
H A Ddvo_ns2501.c208 u8 pll_a; /* PLL configuration, register A, 1B */ member
235 .pll_a = 17,
255 .pll_a = 25,
274 .pll_a = 11,
612 ns2501_writeb(dvo, NS2501_REG1B, conf->pll_a); in ns2501_mode_set()
/linux-6.15/Documentation/devicetree/bindings/sound/
H A Dnvidia,tegra-audio-graph-card.yaml32 - const: pll_a
77 clock-names = "pll_a", "plla_out0";
H A Dnvidia,tegra-audio-trimslice.yaml32 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dnvidia,tegra-audio-wm8753.yaml78 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dnvidia,tegra-audio-wm9712.yaml75 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dnvidia,tegra-audio-sgtl5000.yaml66 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dnvidia,tegra-audio-alc5632.yaml73 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dnvidia,tegra-audio-rt5640.yaml83 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dnvidia,tegra-audio-rt5631.yaml84 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dnvidia,tegra-audio-max9808x.yaml89 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dnvidia,tegra-audio-max98090.yaml96 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dnvidia,tegra-audio-rt5677.yaml99 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dnvidia,tegra-audio-wm8903.yaml92 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dnvidia,tegra-audio-common.yaml22 - const: pll_a
/linux-6.15/arch/arm/boot/dts/nvidia/
H A Dtegra20-plutux.dts60 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-tec.dts69 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-medcom-wide.dts95 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-trimslice.dts495 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra30-cardhu.dtsi671 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-ventana.dts722 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra124-nyan.dtsi799 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-paz00.dts732 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-colibri.dtsi776 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-harmony.dts761 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-seaboard.dts920 clock-names = "pll_a", "pll_a_out0", "mclk";

12