Home
last modified time | relevance | path

Searched refs:pipe_control_lock (Results 1 – 21 of 21) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dce80/
H A Ddce80_hwseq.c50 dc->hwss.pipe_control_lock = dce_pipe_control_lock; in dce80_hw_sequencer_construct()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
H A Ddcn10_init.c57 .pipe_control_lock = dcn10_pipe_control_lock,
H A Ddcn10_hwseq.c123 dc->hwss.pipe_control_lock(dc, pipe_ctx, true); in dcn10_lock_all_pipes()
125 dc->hwss.pipe_control_lock(dc, pipe_ctx, false); in dcn10_lock_all_pipes()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn201/
H A Ddcn201_init.c58 .pipe_control_lock = dcn201_pipe_control_lock,
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn301/
H A Ddcn301_init.c61 .pipe_control_lock = dcn20_pipe_control_lock,
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn21/
H A Ddcn21_init.c59 .pipe_control_lock = dcn20_pipe_control_lock,
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_init.c59 .pipe_control_lock = dcn20_pipe_control_lock,
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn31/
H A Ddcn31_init.c63 .pipe_control_lock = dcn20_pipe_control_lock,
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn30/
H A Ddcn30_init.c60 .pipe_control_lock = dcn20_pipe_control_lock,
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn314/
H A Ddcn314_init.c65 .pipe_control_lock = dcn20_pipe_control_lock,
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn351/
H A Ddcn351_init.c66 .pipe_control_lock = dcn20_pipe_control_lock,
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_init.c41 .pipe_control_lock = dcn20_pipe_control_lock,
H A Ddcn401_hwseq.c1670 dc->hwss.pipe_control_lock(dc, pipe, true); in dcn401_interdependent_update_lock()
1686 dc->hwss.pipe_control_lock(dc, pipe, false); in dcn401_interdependent_update_lock()
1705 dc->hwss.pipe_control_lock(dc, pipe, false); in dcn401_interdependent_update_lock()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn35/
H A Ddcn35_init.c67 .pipe_control_lock = dcn20_pipe_control_lock,
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn32/
H A Ddcn32_init.c62 .pipe_control_lock = dcn20_pipe_control_lock,
H A Ddcn32_hwseq.c1829 dc->hwss.pipe_control_lock(dc, pipe, true); in dcn32_interdependent_update_lock()
1831 dc->hwss.pipe_control_lock(dc, pipe, false); in dcn32_interdependent_update_lock()
/linux-6.15/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_hw_sequencer.c739 if (dc->hwss.pipe_control_lock) { in hwss_build_fast_sequence()
856 if (dc->hwss.pipe_control_lock) { in hwss_build_fast_sequence()
914 dc->hwss.pipe_control_lock(params->pipe_control_lock_params.dc, in hwss_execute_sequence()
H A Ddc.c1190 dc->hwss.pipe_control_lock(dc, pipe_ctx, lock); in apply_ctx_interdependent_lock()
4074 dc->hwss.pipe_control_lock(dc, top_pipe_to_program, true); in commit_planes_for_stream()
4096 dc->hwss.pipe_control_lock(dc, top_pipe_to_program, false); in commit_planes_for_stream()
4263 dc->hwss.pipe_control_lock(dc, top_pipe_to_program, false); in commit_planes_for_stream()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dce60/
H A Ddce60_hw_sequencer.c428 dc->hwss.pipe_control_lock = dce60_pipe_control_lock; in dce60_hw_sequencer_construct()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/
H A Dhw_sequencer.h247 void (*pipe_control_lock)(struct dc *dc, member
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dce110/
H A Ddce110_hwseq.c3348 .pipe_control_lock = dce_pipe_control_lock,