Home
last modified time | relevance | path

Searched refs:pin_base (Results 1 – 25 of 51) sorted by relevance

123

/linux-6.15/drivers/pinctrl/intel/
H A Dpinctrl-tangier.h37 unsigned int pin_base; member
46 .pin_base = (s), \
53 .pin_base = (s), \
H A Dpinctrl-intel.h122 unsigned int pin_base; member
155 .pin_base = (s), \
H A Dpinctrl-intel-platform.c170 community->pin_base = pins.npins; in intel_platform_pinctrl_prepare_soc_data()
176 community->npins = pins.npins - community->pin_base; in intel_platform_pinctrl_prepare_soc_data()
H A Dpinctrl-tangier.c66 #define pin_to_bufno(f, p) ((p) - (f)->pin_base)
76 if (pin >= family->pin_base && in tng_get_family()
77 pin < family->pin_base + family->npins) in tng_get_family()
/linux-6.15/drivers/irqchip/
H A Dqcom-pdc.c42 u32 pin_base; member
47 #define pin_to_hwirq(r, p) ((r)->parent_base + (p) - (r)->pin_base)
256 if (pin >= pdc_region[i].pin_base && in get_pin_region()
257 pin < pdc_region[i].pin_base + pdc_region[i].cnt) in get_pin_region()
330 &pdc_region[n].pin_base); in pdc_setup_pin_mapping()
345 __pdc_enable_intr(i + pdc_region[n].pin_base, 0); in pdc_setup_pin_mapping()
/linux-6.15/drivers/gpio/
H A Dgpio-tangier.h54 unsigned int pin_base; member
61 .pin_base = (pstart), \
/linux-6.15/drivers/pinctrl/
H A Dpinctrl-equilibrium.c271 if (pin >= bank->pin_base && in find_pinbank_via_pin()
272 (pin - bank->pin_base) < bank->nr_pins) in find_pinbank_via_pin()
301 offset = pin - bank->pin_base; in eqbr_set_pin_mux()
306 pin, bank->pin_base, bank->aval_pinmap); in eqbr_set_pin_mux()
398 offset = pin - bank->pin_base; in eqbr_pinconf_get()
403 pin, bank->pin_base, bank->aval_pinmap); in eqbr_pinconf_get()
428 bank->pin_base, pin); in eqbr_pinconf_get()
469 offset = pin - bank->pin_base; in eqbr_pinconf_set()
497 bank->pin_base, pin); in eqbr_pinconf_set()
842 bank->pin_base = spec.args[1]; in pinbank_init()
[all …]
H A Dpinctrl-equilibrium.h81 unsigned int pin_base; member
H A Dpinctrl-rockchip.c287 while (pin >= (b->pin_base + b->nr_pins)) in pin_to_bank()
3296 rc = rockchip_set_pull(bank, pin - bank->pin_base, in rockchip_pinconf_set()
3311 rc = rockchip_set_pull(bank, pin - bank->pin_base, in rockchip_pinconf_set()
3317 rc = rockchip_set_mux(bank, pin - bank->pin_base, in rockchip_pinconf_set()
3328 rc = rockchip_set_mux(bank, pin - bank->pin_base, in rockchip_pinconf_set()
3343 pin - bank->pin_base, arg); in rockchip_pinconf_set()
3352 pin - bank->pin_base, arg); in rockchip_pinconf_set()
3396 rc = rockchip_get_mux(bank, pin - bank->pin_base); in rockchip_pinconf_get()
3405 rc = gpio->get(gpio, pin - bank->pin_base); in rockchip_pinconf_get()
3514 grp->pins[j] = bank->pin_base + be32_to_cpu(*list++); in rockchip_pinctrl_parse_groups()
[all …]
H A Dcore.c291 return range->pin_base + pin; in gpio_to_pin()
498 } else if (pin >= range->pin_base && in pinctrl_find_gpio_range_from_pin_nolock()
499 pin < range->pin_base + range->npins) in pinctrl_find_gpio_range_from_pin_nolock()
1696 } else if ((pin >= range->pin_base) && in pinctrl_pins_show()
1697 (pin < (range->pin_base + range->npins))) { in pinctrl_pins_show()
1699 range->base + (pin - range->pin_base); in pinctrl_pins_show()
1802 range->pin_base, in pinctrl_gpioranges_show()
1803 (range->pin_base + range->npins - 1)); in pinctrl_gpioranges_show()
/linux-6.15/drivers/pinctrl/sunxi/
H A Dpinctrl-sunxi.c558 pin -= pctl->desc->pin_base; in sunxi_pconf_get()
617 pin -= pctl->desc->pin_base; in sunxi_pconf_set()
711 pin -= pctl->desc->pin_base; in sunxi_pinctrl_set_io_bias_cfg()
798 pin -= pctl->desc->pin_base; in sunxi_pmx_set()
857 unsigned short bank_offset = bank - pctl->desc->pin_base / in sunxi_pmx_request()
1013 unsigned pinnum = pctl->desc->pin_base + offset; in sunxi_pinctrl_gpio_to_irq()
1043 pctl->irq_array[d->hwirq] - pctl->desc->pin_base); in sunxi_pinctrl_irq_request_resources()
1214 pin = pctl->desc->pin_base + base + intspec[1]; in sunxi_pinctrl_irq_of_xlate()
1606 pctl->desc->pin_base; in sunxi_pinctrl_init_with_flags()
1609 pctl->chip->base = pctl->desc->pin_base; in sunxi_pinctrl_init_with_flags()
[all …]
H A Dpinctrl-sun55i-a523-r.c31 .pin_base = PL_BASE,
H A Dpinctrl-sun50i-h616-r.c33 .pin_base = PL_BASE,
H A Dpinctrl-sun8i-h3-r.c83 .pin_base = PL_BASE,
H A Dpinctrl-sun8i-a23-r.c92 .pin_base = PL_BASE,
H A Dpinctrl-sun8i-a83t-r.c104 .pin_base = PL_BASE,
H A Dpinctrl-sun50i-a100-r.c82 .pin_base = PL_BASE,
H A Dpinctrl-sun50i-a64-r.c101 .pin_base = PL_BASE,
H A Dpinctrl-sun6i-a31-r.c105 .pin_base = PL_BASE,
H A Dpinctrl-sun50i-h6-r.c106 .pin_base = PL_BASE,
H A Dpinctrl-sun9i-a80-r.c151 .pin_base = PL_BASE,
/linux-6.15/drivers/pinctrl/starfive/
H A Dpinctrl-starfive-jh7100.c219 return pin - sfp->gpios.pin_base; in starfive_pin_to_gpio()
225 return sfp->gpios.pin_base + gpio; in starfive_gpio_to_pin()
1277 sfp->gpios.pin_base = PAD_INVALID_GPIO; in starfive_probe()
1280 sfp->gpios.pin_base = PAD_GPIO(0); in starfive_probe()
1283 sfp->gpios.pin_base = PAD_FUNC_SHARE(72); in starfive_probe()
1286 sfp->gpios.pin_base = PAD_FUNC_SHARE(70); in starfive_probe()
1289 sfp->gpios.pin_base = PAD_FUNC_SHARE(0); in starfive_probe()
/linux-6.15/drivers/pinctrl/samsung/
H A Dpinctrl-samsung.c362 while ((pin >= b->pin_base) && in pin_to_reg_bank()
363 ((b->pin_base + b->nr_pins - 1) < pin)) in pin_to_reg_bank()
367 *offset = pin - b->pin_base; in pin_to_reg_bank()
726 bank->grange.pin_base = bank->pin_base; in samsung_add_pin_ranges()
958 pdesc = pindesc + pin_bank->pin_base + pin; in samsung_pinctrl_register()
1238 bank->pin_base = d->nr_pins; in samsung_pinctrl_get_soc_data()
/linux-6.15/drivers/pinctrl/meson/
H A Dpinctrl-amlogic-a4.c81 unsigned int pin_base; member
122 shift = (pin - range->pin_base) << 2; in aml_pmx_calc_reg_and_offset()
213 *bit = (pin - range->pin_base) * aml_bit_strides[reg_type] in aml_calc_reg_and_bit()
918 bank->pin_base = bank->bank_id << 8; in aml_gpiolib_register_bank()
971 k = info->banks[bank].pin_base; in aml_pctl_probe_dt()
/linux-6.15/drivers/pinctrl/mvebu/
H A Dpinctrl-mvebu.h188 .pin_base = _pinbase, \

123