Home
last modified time | relevance | path

Searched refs:optional (Results 1 – 25 of 903) sorted by relevance

12345678910>>...37

/linux-6.15/tools/perf/tests/shell/attr/
H A Dtest-stat-detailed-336 optional=1
43 optional=1
50 optional=1
57 optional=1
64 optional=1
71 optional=1
80 optional=1
91 optional=1
102 optional=1
113 optional=1
[all …]
H A Dtest-stat-detailed-236 optional=1
43 optional=1
50 optional=1
57 optional=1
64 optional=1
71 optional=1
80 optional=1
91 optional=1
102 optional=1
113 optional=1
[all …]
H A Dtest-stat-detailed-136 optional=1
43 optional=1
50 optional=1
57 optional=1
64 optional=1
71 optional=1
80 optional=1
91 optional=1
102 optional=1
113 optional=1
[all …]
H A Dtest-stat-default35 optional=1
42 optional=1
48 optional=1
55 optional=1
62 optional=1
69 optional=1
78 optional=1
89 optional=1
100 optional=1
111 optional=1
[all …]
/linux-6.15/include/linux/
H A Dreset.h96 int __device_reset(struct device *dev, bool optional);
151 return optional ? 0 : -ENOTSUPP; in __device_reset()
158 bool optional = flags & RESET_CONTROL_FLAGS_BIT_OPTIONAL; in __of_reset_control_get() local
160 return optional ? NULL : ERR_PTR(-ENOTSUPP); in __of_reset_control_get()
167 bool optional = flags & RESET_CONTROL_FLAGS_BIT_OPTIONAL; in __reset_control_get() local
169 return optional ? NULL : ERR_PTR(-ENOTSUPP); in __reset_control_get()
208 return optional ? 0 : -EOPNOTSUPP; in __reset_control_bulk_get()
222 return optional ? NULL : ERR_PTR(-ENOTSUPP); in __devm_reset_control_get()
232 return optional ? 0 : -EOPNOTSUPP; in __devm_reset_control_bulk_get()
240 return optional ? NULL : ERR_PTR(-ENOTSUPP); in devm_reset_control_array_get()
[all …]
/linux-6.15/Documentation/devicetree/bindings/clock/
H A Dqcom,gcc-msm8996.yaml29 - description: PCIe 0 PIPE clock (optional)
30 - description: PCIe 1 PIPE clock (optional)
31 - description: PCIe 2 PIPE clock (optional)
32 - description: USB3 PIPE clock (optional)
33 - description: UFS RX symbol 0 clock (optional)
34 - description: UFS RX symbol 1 clock (optional)
35 - description: UFS TX symbol 0 clock (optional)
H A Drockchip,rk3368-cru.yaml26 - "xin32k" - rtc clock - optional
27 - "ext_i2s" - external I2S clock - optional
28 - "ext_gmac" - external GMAC clock - optional
29 - "ext_hsadc" - external HSADC clock - optional
30 - "ext_isp" - external ISP clock - optional
31 - "ext_jtag" - external JTAG clock - optional
32 - "ext_vip" - external VIP clock - optional
H A Drockchip,rk3288-cru.yaml33 - "xin32k" - rtc clock - optional,
34 - "ext_i2s" - external I2S clock - optional,
35 - "ext_hsadc" - external HSADC clock - optional,
36 - "ext_edp_24m" - external display port clock - optional,
37 - "ext_vip" - external VIP clock - optional,
38 - "ext_isp" - external ISP clock - optional,
39 - "ext_jtag" - external JTAG clock - optional
H A Dsamsung,s3c6400-clock.yaml18 - "iiscdclk0" - I2S0 codec clock - optional,
19 - "iiscdclk1" - I2S1 codec clock - optional,
20 - "iiscdclk2" - I2S2 codec clock - optional,
21 - "pcmcdclk0" - PCM0 codec clock - optional,
22 - "pcmcdclk1" - PCM1 codec clock - optional, only S3C6410.
H A Drockchip,rk3188-cru.yaml26 - "xin32k" - RTC clock - optional
27 - "xin27m" - 27mhz crystal input on RK3066 - optional
28 - "ext_hsadc" - external HSADC clock - optional
29 - "ext_cif0" - external camera clock - optional
30 - "ext_rmii" - external RMII clock - optional
31 - "ext_jtag" - external JTAG clock - optional
H A Drockchip,rv1108-cru.yaml26 - "ext_vip" - external VIP clock - optional
27 - "ext_i2s" - external I2S clock - optional
28 - "ext_gmac" - external GMAC clock - optional
29 - "hdmiphy" - external clock input derived from HDMI PHY - optional
30 - "usbphy" - external clock input derived from USB PHY - optional
H A Drockchip,rk3399-cru.yaml26 - "xin32k" - rtc clock - optional,
27 - "clkin_gmac" - external GMAC clock - optional,
28 - "clkin_i2s" - external I2S clock - optional,
29 - "pclkin_cif" - external ISP clock - optional,
H A Dti,clkctrl.yaml17 gate one or more optional functional clocks for a module, and can have one
22 the hardware offset from the clkctrl instance register space. The optional
24 optional clock.
/linux-6.15/net/sctp/
H A DKconfig29 -- optional bundling of multiple user messages into a single SCTP
60 bool "Enable optional MD5 hmac cookie generation"
62 Enable optional MD5 hmac based SCTP cookie generation
66 bool "Enable optional SHA1 hmac cookie generation"
68 Enable optional SHA1 hmac based SCTP cookie generation
79 bool "Enable optional MD5 hmac cookie generation"
81 Enable optional MD5 hmac based SCTP cookie generation
86 bool "Enable optional SHA1 hmac cookie generation"
88 Enable optional SHA1 hmac based SCTP cookie generation
/linux-6.15/scripts/
H A Dsphinx-pre-install22 my $optional = 0;
102 $optional--;
130 $optional++;
375 return if (!$need && !$optional);
450 return if (!$need && !$optional);
506 return if (!$need && !$optional);
551 return if (!$need && !$optional);
582 return if (!$need && !$optional);
872 my $old_optional = $optional;
875 $optional = 0;
[all …]
/linux-6.15/Documentation/devicetree/bindings/net/
H A Dhisilicon-hix5hd2-gmac.txt22 - clock-names: contain the clock name "mac_core"(required) and "mac_ifc"(optional).
23 - resets: should contain the phandle to the MAC core reset signal(optional),
24 the MAC interface reset signal(optional)
25 and the PHY reset signal(optional).
26 - reset-names: contain the reset signal name "mac_core"(optional),
27 "mac_ifc"(optional) and "phy"(optional).
H A Dhisilicon-femac.txt14 the PHY reset signal(optional).
16 and "phy"(optional).
24 The MAC address will be determined using the optional properties
/linux-6.15/drivers/gpu/drm/logicvc/
H A Dlogicvc_of.c64 .optional = true,
68 .optional = true,
72 .optional = true,
105 .optional = true,
139 if (!property->optional && in logicvc_of_property_parse_u32()
H A Dlogicvc_drm.c155 bool optional; in logicvc_clocks_prepare() member
160 .optional = false, in logicvc_clocks_prepare()
165 .optional = true, in logicvc_clocks_prepare()
170 .optional = true, in logicvc_clocks_prepare()
175 .optional = true, in logicvc_clocks_prepare()
186 if (PTR_ERR(clk) == -ENOENT && clocks_map[i].optional) in logicvc_clocks_prepare()
/linux-6.15/Documentation/hwmon/
H A Dlineage-pem.rst66 in2_input Input voltage (mV, optional)
69 curr1_input Input current (mA, optional)
72 power1_input Input power (uW, optional)
75 fan1_input Fan 1 speed (rpm, optional)
76 fan2_input Fan 2 speed (rpm, optional)
77 fan3_input Fan 3 speed (rpm, optional)
/linux-6.15/Documentation/devicetree/bindings/pci/
H A Dfsl,imx6q-pcie-common.yaml62 description: Gen1 De-emphasis value (optional required).
67 description: Gen2 (3.5db) De-emphasis value (optional required).
72 description: Gen2 (6db) De-emphasis value (optional required).
77 description: Gen2 TX SWING FULL value (optional required).
82 description: TX launch amplitude swing_low value (optional required).
87 description: Specify PCI Gen for link capability (optional required).
105 the host (optional required).
110 1.8v and 3.3v voltage supplies (optional required).
/linux-6.15/Documentation/devicetree/bindings/input/touchscreen/
H A Dresistive-adc-touch.yaml15 position measurement and optional pressure.
29 - description: pressure (optional)
30 - description: z1 (optional)
31 - description: z2 (optional)
/linux-6.15/Documentation/devicetree/bindings/iio/magnetometer/
H A Dasahi-kasei,ak8975.yaml48 an optional regulator that needs to be on to provide VDD power to
53 an optional regulator that needs to be on to provide VID power to
57 description: an optional 3x3 mounting rotation matrix.
62 an optional pin needed for AK09911 to set the reset state. This should
/linux-6.15/Documentation/devicetree/bindings/phy/
H A Dfsl,imx8-pcie-phy.yaml55 description: Gen1 De-emphasis value (optional).
60 description: Gen2 De-emphasis value (optional).
67 not supported in the board design (optional)
70 description: PCIe PHY power domain (optional).
/linux-6.15/Documentation/devicetree/bindings/display/panel/
H A Dolimex,lcd-olinuxino.yaml22 - AR1021 resistive touch screen controller (optional)
23 - FT5x6 capacitive touch screen controller (optional)
24 - GT911/GT928 capacitive touch screen controller (optional)

12345678910>>...37