Home
last modified time | relevance | path

Searched refs:ocsc_mode (Results 1 – 9 of 9) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/display/dc/mpc/dcn20/
H A Ddcn20_mpc.c135 enum mpc_output_csc_mode ocsc_mode) in mpc2_set_output_csc() argument
141 if (ocsc_mode == MPC_OUTPUT_CSC_DISABLE) { in mpc2_set_output_csc()
160 ocsc_mode = MPC_OUTPUT_CSC_COEF_A; in mpc2_set_output_csc()
162 ocsc_mode = MPC_OUTPUT_CSC_COEF_B; in mpc2_set_output_csc()
169 if (ocsc_mode == MPC_OUTPUT_CSC_COEF_A) { in mpc2_set_output_csc()
182 REG_SET(CSC_MODE[opp_id], 0, MPC_OCSC_MODE, ocsc_mode); in mpc2_set_output_csc()
189 enum mpc_output_csc_mode ocsc_mode) in mpc2_set_ocsc_default() argument
197 if (ocsc_mode == MPC_OUTPUT_CSC_DISABLE) { in mpc2_set_ocsc_default()
218 ocsc_mode = MPC_OUTPUT_CSC_COEF_A; in mpc2_set_ocsc_default()
220 ocsc_mode = MPC_OUTPUT_CSC_COEF_B; in mpc2_set_ocsc_default()
[all …]
H A Ddcn20_mpc.h296 enum mpc_output_csc_mode ocsc_mode);
302 enum mpc_output_csc_mode ocsc_mode);
/linux-6.15/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_hw_sequencer.c839 block_sequence[*num_steps].params.set_output_csc_params.ocsc_mode = MPC_OUTPUT_CSC_COEF_A; in hwss_build_fast_sequence()
846 block_sequence[*num_steps].params.set_ocsc_default_params.ocsc_mode = MPC_OUTPUT_CSC_COEF_A; in hwss_build_fast_sequence()
1059 enum mpc_output_csc_mode ocsc_mode = params->set_output_csc_params.ocsc_mode; in hwss_set_output_csc() local
1065 ocsc_mode); in hwss_set_output_csc()
1073 enum mpc_output_csc_mode ocsc_mode = params->set_ocsc_default_params.ocsc_mode; in hwss_set_ocsc_default() local
1079 ocsc_mode); in hwss_set_ocsc_default()
/linux-6.15/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dmpc.h643 enum mpc_output_csc_mode ocsc_mode);
665 enum mpc_output_csc_mode ocsc_mode);
/linux-6.15/drivers/gpu/drm/amd/display/dc/dpp/dcn10/
H A Ddcn10_dpp_cm.c256 uint32_t ocsc_mode; in dpp1_cm_program_color_matrix() local
276 ocsc_mode = 4; in dpp1_cm_program_color_matrix()
278 ocsc_mode = 5; in dpp1_cm_program_color_matrix()
286 if (ocsc_mode == 4) { in dpp1_cm_program_color_matrix()
303 REG_SET(CM_OCSC_CONTROL, 0, CM_OCSC_MODE, ocsc_mode); in dpp1_cm_program_color_matrix()
/linux-6.15/drivers/gpu/drm/amd/display/dc/mpc/dcn30/
H A Ddcn30_mpc.c1307 enum mpc_output_csc_mode ocsc_mode) in mpc3_set_output_csc() argument
1314 REG_SET(CSC_MODE[opp_id], 0, MPC_OCSC_MODE, ocsc_mode); in mpc3_set_output_csc()
1316 if (ocsc_mode == MPC_OUTPUT_CSC_DISABLE) in mpc3_set_output_csc()
1329 if (ocsc_mode == MPC_OUTPUT_CSC_COEF_A) { in mpc3_set_output_csc()
1346 enum mpc_output_csc_mode ocsc_mode) in mpc3_set_ocsc_default() argument
1355 REG_SET(CSC_MODE[opp_id], 0, MPC_OCSC_MODE, ocsc_mode); in mpc3_set_ocsc_default()
1356 if (ocsc_mode == MPC_OUTPUT_CSC_DISABLE) in mpc3_set_ocsc_default()
1372 if (ocsc_mode == MPC_OUTPUT_CSC_COEF_A) { in mpc3_set_ocsc_default()
H A Ddcn30_mpc.h1044 enum mpc_output_csc_mode ocsc_mode);
1050 enum mpc_output_csc_mode ocsc_mode);
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/
H A Dhw_sequencer.h129 enum mpc_output_csc_mode ocsc_mode; member
136 enum mpc_output_csc_mode ocsc_mode; member
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.c991 enum mpc_output_csc_mode ocsc_mode = MPC_OUTPUT_CSC_COEF_A; in dcn20_program_output_csc() local
1002 ocsc_mode); in dcn20_program_output_csc()
1008 ocsc_mode); in dcn20_program_output_csc()