Searched refs:mmRLC_CP_SCHEDULERS (Results 1 – 12 of 12) sorted by relevance
| /linux-6.15/drivers/gpu/drm/amd/amdgpu/ |
| H A D | amdgpu_amdkfd_gfx_v8.c | 177 value = RREG32(mmRLC_CP_SCHEDULERS); in kgd_hqd_load()
180 WREG32(mmRLC_CP_SCHEDULERS, value); in kgd_hqd_load()
|
| H A D | amdgpu_amdkfd_gfx_v10_3.c | 202 value = RREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS); in hqd_load_v10_3()
205 WREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS, value); in hqd_load_v10_3()
|
| H A D | gfx_v8_0.c | 4320 tmp = RREG32(mmRLC_CP_SCHEDULERS); in gfx_v8_0_kiq_setting()
4323 WREG32(mmRLC_CP_SCHEDULERS, tmp | 0x80); in gfx_v8_0_kiq_setting()
|
| H A D | gfx_v9_0.c | 3502 tmp = RREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS); in gfx_v9_0_kiq_setting()
3505 WREG32_SOC15_RLC(GC, 0, mmRLC_CP_SCHEDULERS, tmp | 0x80); in gfx_v9_0_kiq_setting()
|
| H A D | gfx_v10_0.c | 6698 tmp = RREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS); in gfx_v10_0_kiq_setting()
6701 WREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS, tmp | 0x80); in gfx_v10_0_kiq_setting()
|
| /linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/ |
| H A D | gfx_8_0_d.h | 1489 #define mmRLC_CP_SCHEDULERS 0xecaa macro
|
| H A D | gfx_8_1_d.h | 1485 #define mmRLC_CP_SCHEDULERS 0xecaa macro
|
| /linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_0_offset.h | 6203 #define mmRLC_CP_SCHEDULERS … macro
|
| H A D | gc_9_1_offset.h | 6425 #define mmRLC_CP_SCHEDULERS … macro
|
| H A D | gc_9_2_1_offset.h | 6401 #define mmRLC_CP_SCHEDULERS … macro
|
| H A D | gc_10_1_0_offset.h | 9539 #define mmRLC_CP_SCHEDULERS … macro
|
| H A D | gc_10_3_0_offset.h | 9361 #define mmRLC_CP_SCHEDULERS … macro
|