Home
last modified time | relevance | path

Searched refs:mmDSCL3_OBUF_CONTROL_BASE_IDX (Results 1 – 7 of 7) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_1_offset.h3144 #define mmDSCL3_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h5497 #define mmDSCL3_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h5149 #define mmDSCL3_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_1_0_offset.h5001 #define mmDSCL3_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h6041 #define mmDSCL3_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h6087 #define mmDSCL3_OBUF_CONTROL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h6092 #define mmDSCL3_OBUF_CONTROL_BASE_IDX … macro