Home
last modified time | relevance | path

Searched refs:mmDSCL2_DSCL_MEM_PWR_CTRL_BASE_IDX (Results 1 – 7 of 7) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_1_offset.h2591 #define mmDSCL2_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_1_offset.h4801 #define mmDSCL2_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_2_1_0_offset.h4571 #define mmDSCL2_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_1_0_offset.h4522 #define mmDSCL2_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_2_offset.h5345 #define mmDSCL2_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h5509 #define mmDSCL2_DSCL_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_0_0_offset.h5396 #define mmDSCL2_DSCL_MEM_PWR_CTRL_BASE_IDX … macro