Home
last modified time | relevance | path

Searched refs:mmDSCL2_DSCL_MEM_PWR_CTRL (Results 1 – 7 of 7) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_1_offset.h2590 #define mmDSCL2_DSCL_MEM_PWR_CTRL macro
H A Ddcn_3_0_1_offset.h4800 #define mmDSCL2_DSCL_MEM_PWR_CTRL macro
H A Ddcn_2_1_0_offset.h4570 #define mmDSCL2_DSCL_MEM_PWR_CTRL macro
H A Ddcn_1_0_offset.h4521 #define mmDSCL2_DSCL_MEM_PWR_CTRL macro
H A Ddcn_3_0_2_offset.h5344 #define mmDSCL2_DSCL_MEM_PWR_CTRL macro
H A Ddcn_2_0_0_offset.h5508 #define mmDSCL2_DSCL_MEM_PWR_CTRL macro
H A Ddcn_3_0_0_offset.h5395 #define mmDSCL2_DSCL_MEM_PWR_CTRL macro