Home
last modified time | relevance | path

Searched refs:mmDSCC1_DSCC_INTERRUPT_CONTROL_STATUS (Results 1 – 6 of 6) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h5764 #define mmDSCC1_DSCC_INTERRUPT_CONTROL_STATUS … macro
H A Ddcn_3_0_1_offset.h9736 #define mmDSCC1_DSCC_INTERRUPT_CONTROL_STATUS … macro
H A Ddcn_2_1_0_offset.h11644 #define mmDSCC1_DSCC_INTERRUPT_CONTROL_STATUS … macro
H A Ddcn_3_0_2_offset.h11760 #define mmDSCC1_DSCC_INTERRUPT_CONTROL_STATUS … macro
H A Ddcn_2_0_0_offset.h13774 #define mmDSCC1_DSCC_INTERRUPT_CONTROL_STATUS … macro
H A Ddcn_3_0_0_offset.h12924 #define mmDSCC1_DSCC_INTERRUPT_CONTROL_STATUS … macro