Home
last modified time | relevance | path

Searched refs:mmCP_HQD_QUEUE_PRIORITY_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2832 #define mmCP_HQD_QUEUE_PRIORITY_BASE_IDX … macro
H A Dgc_9_1_offset.h3060 #define mmCP_HQD_QUEUE_PRIORITY_BASE_IDX … macro
H A Dgc_9_2_1_offset.h3016 #define mmCP_HQD_QUEUE_PRIORITY_BASE_IDX … macro
H A Dgc_10_1_0_offset.h5316 #define mmCP_HQD_QUEUE_PRIORITY_BASE_IDX … macro
H A Dgc_10_3_0_offset.h4949 #define mmCP_HQD_QUEUE_PRIORITY_BASE_IDX … macro