Home
last modified time | relevance | path

Searched refs:mec (Results 1 – 25 of 31) sorted by relevance

12

/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v10_3.c60 uint32_t mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in acquire_queue() local
63 lock_srbm(adev, mec, pipe, queue_id, 0); in acquire_queue()
112 uint32_t mec; in init_interrupts_v10_3() local
115 mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in init_interrupts_v10_3()
118 lock_srbm(adev, mec, pipe, 0, 0); in init_interrupts_v10_3()
195 uint32_t value, mec, pipe; in hqd_load_v10_3() local
197 mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in hqd_load_v10_3()
201 mec, pipe, queue_id); in hqd_load_v10_3()
282 uint32_t mec, pipe; in hiq_mqd_load_v10_3() local
289 mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in hiq_mqd_load_v10_3()
[all …]
H A Damdgpu_amdkfd_gfx_v11.c58 uint32_t mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in acquire_queue() local
61 lock_srbm(adev, mec, pipe, queue_id, 0); in acquire_queue()
108 uint32_t mec; in init_interrupts_v11() local
111 mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in init_interrupts_v11()
114 lock_srbm(adev, mec, pipe, 0, 0); in init_interrupts_v11()
180 uint32_t value, mec, pipe; in hqd_load_v11() local
182 mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in hqd_load_v11()
186 mec, pipe, queue_id); in hqd_load_v11()
267 uint32_t mec, pipe; in hiq_mqd_load_v11() local
274 mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in hiq_mqd_load_v11()
[all …]
H A Damdgpu_amdkfd_gfx_v8.c60 uint32_t mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in acquire_queue() local
63 lock_srbm(adev, mec, pipe, queue_id, 0); in acquire_queue()
115 uint32_t mec; in kgd_init_interrupts() local
118 mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in kgd_init_interrupts()
119 pipe = (pipe_id % adev->gfx.mec.num_pipe_per_mec); in kgd_init_interrupts()
121 lock_srbm(adev, mec, pipe, 0, 0); in kgd_init_interrupts()
170 uint32_t value, mec, pipe; in kgd_hqd_load() local
172 mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in kgd_hqd_load()
173 pipe = (pipe_id % adev->gfx.mec.num_pipe_per_mec); in kgd_hqd_load()
176 mec, pipe, queue_id); in kgd_hqd_load()
[all …]
H A Damdgpu_amdkfd_gfx_v12.c30 static void lock_srbm(struct amdgpu_device *adev, uint32_t mec, uint32_t pipe, in lock_srbm() argument
34 soc24_grbm_select(adev, mec, pipe, queue, vmid); in lock_srbm()
46 uint32_t mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in acquire_queue() local
47 uint32_t pipe = (pipe_id % adev->gfx.mec.num_pipe_per_mec); in acquire_queue()
49 lock_srbm(adev, mec, pipe, queue_id, 0); in acquire_queue()
59 uint32_t mec; in init_interrupts_v12() local
62 mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in init_interrupts_v12()
63 pipe = (pipe_id % adev->gfx.mec.num_pipe_per_mec); in init_interrupts_v12()
65 lock_srbm(adev, mec, pipe, 0, 0); in init_interrupts_v12()
H A Damdgpu_amdkfd_gfx_v7.c48 static void lock_srbm(struct amdgpu_device *adev, uint32_t mec, uint32_t pipe, in lock_srbm() argument
51 uint32_t value = PIPEID(pipe) | MEID(mec) | VMID(vmid) | QUEUEID(queue); in lock_srbm()
66 uint32_t mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in acquire_queue() local
67 uint32_t pipe = (pipe_id % adev->gfx.mec.num_pipe_per_mec); in acquire_queue()
69 lock_srbm(adev, mec, pipe, queue_id, 0); in acquire_queue()
120 uint32_t mec; in kgd_init_interrupts() local
123 mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in kgd_init_interrupts()
124 pipe = (pipe_id % adev->gfx.mec.num_pipe_per_mec); in kgd_init_interrupts()
126 lock_srbm(adev, mec, pipe, 0, 0); in kgd_init_interrupts()
H A Damdgpu_amdkfd_gfx_v9.c66 uint32_t mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in kgd_gfx_v9_acquire_queue() local
163 uint32_t mec; in kgd_gfx_v9_init_interrupts() local
166 mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in kgd_gfx_v9_init_interrupts()
167 pipe = (pipe_id % adev->gfx.mec.num_pipe_per_mec); in kgd_gfx_v9_init_interrupts()
169 kgd_gfx_v9_lock_srbm(adev, mec, pipe, 0, 0, inst); in kgd_gfx_v9_init_interrupts()
307 uint32_t mec, pipe; in kgd_gfx_v9_hiq_mqd_load() local
314 mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in kgd_gfx_v9_hiq_mqd_load()
318 mec, pipe, queue_id); in kgd_gfx_v9_hiq_mqd_load()
333 PACKET3_MAP_QUEUES_ME((mec - 1)) | in kgd_gfx_v9_hiq_mqd_load()
1042 max_queue_cnt = adev->gfx.mec.num_pipe_per_mec * in kgd_gfx_v9_get_cu_occupancy()
[all …]
H A Damdgpu_amdkfd_gfx_v10.c48 nv_grbm_select(adev, mec, pipe, queue, vmid); in lock_srbm()
60 uint32_t mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in acquire_queue() local
63 lock_srbm(adev, mec, pipe, queue_id, 0); in acquire_queue()
143 uint32_t mec; in kgd_init_interrupts() local
146 mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in kgd_init_interrupts()
147 pipe = (pipe_id % adev->gfx.mec.num_pipe_per_mec); in kgd_init_interrupts()
149 lock_srbm(adev, mec, pipe, 0, 0); in kgd_init_interrupts()
296 uint32_t mec, pipe; in kgd_hiq_mqd_load() local
303 mec = (pipe_id / adev->gfx.mec.num_pipe_per_mec) + 1; in kgd_hiq_mqd_load()
307 mec, pipe, queue_id); in kgd_hiq_mqd_load()
[all …]
H A Damdgpu_gfx.c51 bit += mec * adev->gfx.mec.num_pipe_per_mec in amdgpu_gfx_mec_queue_to_bit()
52 * adev->gfx.mec.num_queue_per_pipe; in amdgpu_gfx_mec_queue_to_bit()
60 int *mec, int *pipe, int *queue) in amdgpu_queue_mask_bit_to_mec_queue() argument
64 % adev->gfx.mec.num_pipe_per_mec; in amdgpu_queue_mask_bit_to_mec_queue()
65 *mec = (bit / adev->gfx.mec.num_queue_per_pipe) in amdgpu_queue_mask_bit_to_mec_queue()
163 return adev->gfx.mec.num_mec > 1; in amdgpu_gfx_is_compute_multipipe_capable()
269 int mec, pipe, queue; in amdgpu_gfx_kiq_acquire() local
271 queue_bit = adev->gfx.mec.num_mec in amdgpu_gfx_kiq_acquire()
289 ring->me = mec + 1; in amdgpu_gfx_kiq_acquire()
485 kfree(adev->gfx.mec.mqd_backup[j]); in amdgpu_gfx_mqd_sw_fini()
[all …]
H A Dgfx_v9_4_3.c667 &adev->gfx.mec.mec_fw_obj, in gfx_v9_4_3_mec_init()
978 ring->me = mec + 1; in gfx_v9_4_3_compute_ring_init()
1021 inst = adev->gfx.mec.num_mec * adev->gfx.mec.num_pipe_per_mec * in gfx_v9_4_3_alloc_ip_dump()
1022 adev->gfx.mec.num_queue_per_pipe; in gfx_v9_4_3_alloc_ip_dump()
1057 adev->gfx.mec.num_mec = 2; in gfx_v9_4_3_sw_init()
1058 adev->gfx.mec.num_pipe_per_mec = 4; in gfx_v9_4_3_sw_init()
4541 num_inst = adev->gfx.mec.num_mec * adev->gfx.mec.num_pipe_per_mec * in gfx_v9_4_3_ip_print()
4542 adev->gfx.mec.num_queue_per_pipe; in gfx_v9_4_3_ip_print()
4547 adev->gfx.mec.num_mec, in gfx_v9_4_3_ip_print()
4600 num_inst = adev->gfx.mec.num_mec * adev->gfx.mec.num_pipe_per_mec * in gfx_v9_4_3_ip_dump()
[all …]
H A Dgfx_v12_0.c779 &adev->gfx.mec.hpd_eop_obj, in gfx_v12_0_mec_init()
956 ring->me = mec + 1; in gfx_v12_0_compute_ring_init()
1318 inst = adev->gfx.mec.num_mec * adev->gfx.mec.num_pipe_per_mec * in gfx_v12_0_alloc_ip_dump()
1319 adev->gfx.mec.num_queue_per_pipe; in gfx_v12_0_alloc_ip_dump()
1358 adev->gfx.mec.num_mec = 1; in gfx_v12_0_sw_init()
1359 adev->gfx.mec.num_pipe_per_mec = 2; in gfx_v12_0_sw_init()
1366 adev->gfx.mec.num_mec = 1; in gfx_v12_0_sw_init()
1367 adev->gfx.mec.num_pipe_per_mec = 4; in gfx_v12_0_sw_init()
2756 &adev->gfx.mec.mec_fw_obj, in gfx_v12_0_cp_compute_load_microcode_rs64()
5053 adev->gfx.mec.num_mec, in gfx_v12_ip_print()
[all …]
H A Dgfx_v11_0.c1165 ring->me = mec + 1; in gfx_v11_0_compute_ring_init()
1544 inst = adev->gfx.mec.num_mec * adev->gfx.mec.num_pipe_per_mec * in gfx_v11_0_alloc_ip_dump()
1545 adev->gfx.mec.num_queue_per_pipe; in gfx_v11_0_alloc_ip_dump()
1584 adev->gfx.mec.num_mec = 1; in gfx_v11_0_sw_init()
1585 adev->gfx.mec.num_pipe_per_mec = 4; in gfx_v11_0_sw_init()
1597 adev->gfx.mec.num_mec = 1; in gfx_v11_0_sw_init()
1598 adev->gfx.mec.num_pipe_per_mec = 4; in gfx_v11_0_sw_init()
1605 adev->gfx.mec.num_mec = 1; in gfx_v11_0_sw_init()
3799 &adev->gfx.mec.mec_fw_obj, in gfx_v11_0_cp_compute_load_microcode()
3856 &adev->gfx.mec.mec_fw_obj, in gfx_v11_0_cp_compute_load_microcode_rs64()
[all …]
H A Dgfx_v9_0.c1888 &adev->gfx.mec.hpd_eop_obj, in gfx_v9_0_mec_init()
1912 &adev->gfx.mec.mec_fw_obj, in gfx_v9_0_mec_init()
2162 ring->me = mec + 1; in gfx_v9_0_compute_ring_init()
2200 inst = adev->gfx.mec.num_mec * adev->gfx.mec.num_pipe_per_mec * in gfx_v9_0_alloc_ip_dump()
2201 adev->gfx.mec.num_queue_per_pipe; in gfx_v9_0_alloc_ip_dump()
2229 adev->gfx.mec.num_mec = 2; in gfx_v9_0_sw_init()
2232 adev->gfx.mec.num_mec = 1; in gfx_v9_0_sw_init()
2254 adev->gfx.mec.num_pipe_per_mec = 4; in gfx_v9_0_sw_init()
2255 adev->gfx.mec.num_queue_per_pipe = 8; in gfx_v9_0_sw_init()
7333 adev->gfx.mec.num_mec, in gfx_v9_ip_print()
[all …]
H A Damdgpu_gfx.h369 struct amdgpu_mec mec; member
543 int amdgpu_gfx_mec_queue_to_bit(struct amdgpu_device *adev, int mec,
546 int *mec, int *pipe, int *queue);
548 int mec, int pipe, int queue);
H A Dgfx_v7_0.c2742 mec_hpd_size = adev->gfx.mec.num_mec * adev->gfx.mec.num_pipe_per_mec in gfx_v7_0_mec_init()
2748 &adev->gfx.mec.hpd_eop_obj, in gfx_v7_0_mec_init()
2749 &adev->gfx.mec.hpd_eop_gpu_addr, in gfx_v7_0_mec_init()
2767 int mec, int pipe) in gfx_v7_0_compute_pipe_init() argument
2771 size_t eop_offset = (mec * adev->gfx.mec.num_pipe_per_mec + pipe) in gfx_v7_0_compute_pipe_init()
4321 int mec, int pipe, int queue) in gfx_v7_0_compute_ring_init() argument
4328 ring->me = mec + 1; in gfx_v7_0_compute_ring_init()
4360 adev->gfx.mec.num_mec = 2; in gfx_v7_0_sw_init()
4367 adev->gfx.mec.num_mec = 1; in gfx_v7_0_sw_init()
4370 adev->gfx.mec.num_pipe_per_mec = 4; in gfx_v7_0_sw_init()
[all …]
H A Damdgpu_amdkfd.c180 .num_pipe_per_mec = adev->gfx.mec.num_pipe_per_mec, in amdgpu_amdkfd_device_init()
181 .num_queue_per_pipe = adev->gfx.mec.num_queue_per_pipe, in amdgpu_amdkfd_device_init()
201 * adev->gfx.mec.num_pipe_per_mec in amdgpu_amdkfd_device_init()
202 * adev->gfx.mec.num_queue_per_pipe; in amdgpu_amdkfd_device_init()
H A Dgfx_v10_0.c4457 &adev->gfx.mec.mec_fw_obj, in gfx_v10_0_mec_init()
4687 ring->me = mec + 1; in gfx_v10_0_compute_ring_init()
4725 inst = adev->gfx.mec.num_mec * adev->gfx.mec.num_pipe_per_mec * in gfx_v10_0_alloc_ip_dump()
4726 adev->gfx.mec.num_queue_per_pipe; in gfx_v10_0_alloc_ip_dump()
4767 adev->gfx.mec.num_mec = 2; in gfx_v10_0_sw_init()
4768 adev->gfx.mec.num_pipe_per_mec = 4; in gfx_v10_0_sw_init()
4782 adev->gfx.mec.num_mec = 2; in gfx_v10_0_sw_init()
4783 adev->gfx.mec.num_pipe_per_mec = 4; in gfx_v10_0_sw_init()
4790 adev->gfx.mec.num_mec = 1; in gfx_v10_0_sw_init()
9639 adev->gfx.mec.num_mec, in gfx_v10_ip_print()
[all …]
H A Dgfx_v8_0.c1330 &adev->gfx.mec.hpd_eop_obj, in gfx_v8_0_mec_init()
1331 &adev->gfx.mec.hpd_eop_gpu_addr, in gfx_v8_0_mec_init()
1340 amdgpu_bo_kunmap(adev->gfx.mec.hpd_eop_obj); in gfx_v8_0_mec_init()
1874 int mec, int pipe, int queue) in gfx_v8_0_compute_ring_init() argument
1884 ring->me = mec + 1; in gfx_v8_0_compute_ring_init()
1928 adev->gfx.mec.num_mec = 2; in gfx_v8_0_sw_init()
1933 adev->gfx.mec.num_mec = 1; in gfx_v8_0_sw_init()
1937 adev->gfx.mec.num_pipe_per_mec = 4; in gfx_v8_0_sw_init()
1938 adev->gfx.mec.num_queue_per_pipe = 8; in gfx_v8_0_sw_init()
4661 if (adev->gfx.mec.mqd_backup[mqd_idx]) in gfx_v8_0_kcq_init_queue()
[all …]
/linux-6.15/Documentation/translations/zh_CN/process/
H A Dmagic-number.rst43 <mailto:mec@shout.net>
/linux-6.15/Documentation/translations/zh_TW/process/
H A Dmagic-number.rst39 <mailto:mec@shout.net>
/linux-6.15/drivers/gpu/drm/radeon/
H A Dcik.c4362 if (rdev->mec.hpd_eop_obj) { in cik_mec_fini()
4370 rdev->mec.hpd_eop_obj = NULL; in cik_mec_fini()
4386 rdev->mec.num_mec = 2; in cik_mec_init()
4388 rdev->mec.num_mec = 1; in cik_mec_init()
4389 rdev->mec.num_pipe = 4; in cik_mec_init()
4390 rdev->mec.num_queue = rdev->mec.num_mec * rdev->mec.num_pipe * 8; in cik_mec_init()
4394 rdev->mec.num_mec *rdev->mec.num_pipe * MEC_HPD_SIZE * 2, in cik_mec_init()
4397 &rdev->mec.hpd_eop_obj); in cik_mec_init()
4410 &rdev->mec.hpd_eop_gpu_addr); in cik_mec_init()
4424 memset(hpd, 0, rdev->mec.num_mec *rdev->mec.num_pipe * MEC_HPD_SIZE * 2); in cik_mec_init()
[all …]
/linux-6.15/Documentation/staging/
H A Dmagic-number.rst41 <mailto:mec@shout.net>
/linux-6.15/Documentation/translations/it_IT/staging/
H A Dmagic-number.rst46 <mailto:mec@shout.net>
/linux-6.15/Documentation/translations/sp_SP/process/
H A Dmagic-number.rst47 <mailto:mec@shout.net>
/linux-6.15/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_device_queue_manager.c83 static bool is_pipe_enabled(struct device_queue_manager *dqm, int mec, int pipe) in is_pipe_enabled() argument
86 int pipe_offset = (mec * dqm->dev->kfd->shared_resources.num_pipe_per_mec in is_pipe_enabled()
1697 int i, mec; in set_sched_resources() local
1705 mec = (i / dqm->dev->kfd->shared_resources.num_queue_per_pipe) in set_sched_resources()
1712 if (mec > 0) in set_sched_resources()
2149 uint32_t mec, pipe, queue; in detect_queue_hang() local
2152 mec = (i / dqm->dev->kfd->shared_resources.num_queue_per_pipe) in detect_queue_hang()
2155 if (mec || !test_bit(i, dqm->dev->kfd->shared_resources.cp_queue_bitmap)) in detect_queue_hang()
2158 amdgpu_queue_mask_bit_to_mec_queue(dqm->dev->adev, i, &mec, &pipe, &queue); in detect_queue_hang()
/linux-6.15/Documentation/userspace-api/ioctl/
H A Dioctl-number.rst8 <mec@shout.net>
33 patch to Linus Torvalds. Or you can e-mail me at <mec@shout.net> and

12