Home
last modified time | relevance | path

Searched refs:lane_tx (Results 1 – 7 of 7) sorted by relevance

/linux-6.15/drivers/ufs/host/
H A Dufshcd-pltfrm.c400 agreed_pwr->lane_tx = min_t(u32, dev_max->lane_tx, in ufshcd_negotiate_pwr_params()
H A Dufshcd-pci.c150 pwr_info.lane_tx = lanes; in ufs_intel_set_lanes()
168 (hba->pwr_info.lane_rx != 2 || hba->pwr_info.lane_tx != 2)) in ufs_intel_lkf_pwr_change_notify()
H A Dufs-qcom.c771 int lane = max_t(u32, p->lane_rx, p->lane_tx); in ufs_qcom_get_bw_table()
873 dev_req_params->gear_tx, dev_req_params->lane_tx); in ufs_qcom_pwr_change_notify()
H A Dufs-exynos.c407 int lanes = max_t(u32, pwr->lane_rx, pwr->lane_tx); in exynos7_ufs_post_pwr_change()
878 int lanes = max_t(u32, pwr_req->lane_rx, pwr_req->lane_tx); in exynos_ufs_post_pwr_mode()
H A Dufs-mediatek.c1109 dev_req_params->lane_tx); in ufs_mtk_pre_pwr_change()
/linux-6.15/drivers/ufs/core/
H A Dufshcd.c688 hba->pwr_info.lane_rx, hba->pwr_info.lane_tx, in ufshcd_print_pwr_info()
4523 hba->pwr_info.lane_tx = UFS_LANE_1; in ufshcd_init_pwr_info()
4555 &pwr_info->lane_tx); in ufshcd_get_max_pwr_mode()
4557 if (!pwr_info->lane_rx || !pwr_info->lane_tx) { in ufshcd_get_max_pwr_mode()
4561 pwr_info->lane_tx); in ufshcd_get_max_pwr_mode()
4565 if (pwr_info->lane_rx != pwr_info->lane_tx) { in ufshcd_get_max_pwr_mode()
4569 pwr_info->lane_tx); in ufshcd_get_max_pwr_mode()
4617 pwr_mode->lane_tx == hba->pwr_info.lane_tx && in ufshcd_change_power_mode()
4642 pwr_mode->lane_tx); in ufshcd_change_power_mode()
/linux-6.15/include/ufs/
H A Dufshcd.h285 u32 lane_tx; member