| /linux-6.15/arch/powerpc/lib/ |
| H A D | feature-fixups.c | 191 unsigned int instrs[3]; in do_stf_entry_barrier_fixups() local 198 instrs[0] = PPC_RAW_NOP(); in do_stf_entry_barrier_fixups() 199 instrs[1] = PPC_RAW_NOP(); in do_stf_entry_barrier_fixups() 200 instrs[2] = PPC_RAW_NOP(); in do_stf_entry_barrier_fixups() 228 unsigned int instrs[6]; in do_stf_exit_barrier_fixups() local 262 i = do_patch_fixups(start, end, instrs, ARRAY_SIZE(instrs)); in do_stf_exit_barrier_fixups() 320 unsigned int instrs[4]; in do_uaccess_flush_fixups() local 346 i = do_patch_fixups(start, end, instrs, ARRAY_SIZE(instrs)); in do_uaccess_flush_fixups() 361 unsigned int instrs[3]; in __do_entry_flush_fixups() local 445 unsigned int instrs[3]; in __do_rfi_flush_fixups() local [all …]
|
| /linux-6.15/drivers/mtd/nand/raw/ |
| H A D | nand_base.c | 1175 instrs[1].ctx.addr.naddrs++; in nand_sp_exec_read_page_op() 1212 instrs[1].ctx.addr.naddrs++; in nand_lp_exec_read_page_op() 1552 instrs); in nand_exec_prog_page_op() 1589 op.instrs++; in nand_exec_prog_page_op() 1976 instrs); in nand_erase_op() 2459 instr = &ctx->instrs[i]; in nand_op_parser_trace() 2521 .subop.instrs = op->instrs, in nand_op_parser_exec_op() 2522 .instrs = op->instrs, in nand_op_parser_exec_op() 2527 while (ctx.subop.instrs < op->instrs + op->ninstrs) { in nand_op_parser_exec_op() 2566 ctx.subop.instrs = ctx.subop.instrs + ctx.subop.ninstrs; in nand_op_parser_exec_op() [all …]
|
| H A D | fsl_upm.c | 148 ret = func_exec_instr(chip, &op->instrs[i]); in fun_exec_op() 152 if (op->instrs[i].delay_ns) in fun_exec_op() 153 ndelay(op->instrs[i].delay_ns); in fun_exec_op()
|
| H A D | nand_hynix.c | 74 struct nand_op_instr instrs[] = { in hynix_nand_cmd_op() local 77 struct nand_operation op = NAND_OPERATION(chip->cur_cs, instrs); in hynix_nand_cmd_op() 92 struct nand_op_instr instrs[] = { in hynix_nand_reg_write_op() local 96 struct nand_operation op = NAND_OPERATION(chip->cur_cs, instrs); in hynix_nand_reg_write_op()
|
| H A D | gpio.c | 151 ret = gpio_nand_exec_instr(chip, &op->instrs[i]); in gpio_nand_exec_op() 155 if (op->instrs[i].delay_ns) in gpio_nand_exec_op() 156 ndelay(op->instrs[i].delay_ns); in gpio_nand_exec_op()
|
| H A D | arasan-nand-controller.c | 615 instr = &subop->instrs[op_id]; in anfc_parse_instructions() 768 if (subop->instrs[0].ctx.cmd.opcode == NAND_CMD_RNDOUT && in anfc_data_read_type_exec() 769 subop->instrs[2].ctx.cmd.opcode == NAND_CMD_RNDOUTSTART) in anfc_data_read_type_exec() 820 if (subop->instrs[0].ctx.cmd.opcode != NAND_CMD_STATUS) in anfc_status_type_exec() 828 memcpy(subop->instrs[1].ctx.data.buf.in, &tmp, 1); in anfc_status_type_exec() 917 instr = &op->instrs[op_id]; in anfc_check_op() 950 op->instrs[0].type == NAND_OP_CMD_INSTR && in anfc_check_op() 951 op->instrs[0].ctx.cmd.opcode != NAND_CMD_STATUS && in anfc_check_op() 952 op->instrs[1].type == NAND_OP_DATA_IN_INSTR) in anfc_check_op()
|
| H A D | nand_toshiba.c | 37 struct nand_op_instr instrs[] = { in toshiba_nand_benand_read_eccstatus_op() local 42 struct nand_operation op = NAND_OPERATION(chip->cur_cs, instrs); in toshiba_nand_benand_read_eccstatus_op()
|
| H A D | nand_macronix.c | 264 struct nand_op_instr instrs[] = { in nand_power_down_op() local 268 struct nand_operation op = NAND_OPERATION(chip->cur_cs, instrs); in nand_power_down_op()
|
| H A D | ams-delta.c | 151 for (instr = op->instrs; instr < op->instrs + op->ninstrs; instr++) { in gpio_nand_exec_op()
|
| H A D | technologic-nand-controller.c | 122 ret = ts72xx_nand_exec_instr(chip, &op->instrs[i]); in ts72xx_nand_exec_op()
|
| H A D | cadence-nand-controller.c | 2050 instr = &subop->instrs[op_id]; in cadence_nand_cmd_opcode() 2084 instr = &subop->instrs[op_id]; in cadence_nand_cmd_address() 2118 if (subop->instrs[0].ctx.cmd.opcode == NAND_CMD_ERASE1) { in cadence_nand_cmd_erase() 2125 instr = &subop->instrs[1]; in cadence_nand_cmd_erase() 2144 .instrs = &subop->instrs[op_id], in cadence_nand_cmd_erase() 2165 instr = &subop->instrs[op_id]; in cadence_nand_cmd_data() 2231 const struct nand_op_instr *instr = &subop->instrs[op_id]; in cadence_nand_cmd_waitrdy()
|
| H A D | diskonchip.c | 348 struct nand_op_instr instrs[] = { in doc200x_readid() local 354 struct nand_operation op = NAND_OPERATION(cs, instrs); in doc200x_readid() 583 doc200x_exec_instr(this, &op->instrs[i]); in doc200x_exec_op() 655 doc2001plus_exec_instr(this, &op->instrs[i]); in doc2001plus_exec_op()
|
| H A D | au1550nd.c | 227 ret = au1550nd_exec_instr(this, &op->instrs[i]); in au1550nd_exec_op()
|
| H A D | cs553x_nand.c | 206 ret = cs553x_exec_instr(cs553x, &op->instrs[i]); in cs553x_exec_op()
|
| H A D | qcom_nandc.c | 1612 instr = &subop->instrs[op_id]; in qcom_parse_instructions() 1808 int instrs = 1; in qcom_misc_cmd_type_exec() local 1822 instrs = 3; in qcom_misc_cmd_type_exec() 1837 qcom_write_reg_dma(nandc, &nandc->regs->cmd, NAND_FLASH_CMD, instrs, NAND_BAM_NEXT_SGL); in qcom_misc_cmd_type_exec() 1987 instr = &op->instrs[op_id]; in qcom_check_op()
|
| H A D | mxic_nand.c | 402 instr = &op->instrs[op_id]; in mxic_nfc_exec_op()
|
| H A D | intel-nand-controller.c | 526 instr = &op->instrs[op_id]; in ebu_nand_exec_op()
|
| H A D | meson_nand.c | 1010 instr = &op->instrs[op_id]; in meson_nfc_check_op() 1047 instr = &op->instrs[op_id]; in meson_nfc_exec_op()
|
| H A D | marvell_nand.c | 1727 instr = &subop->instrs[op_id]; in marvell_nfc_parse_instructions() 1909 switch (subop->instrs[0].type) { in marvell_nfc_naked_access_exec() 1956 if (subop->instrs[0].type == NAND_OP_DATA_OUT_INSTR) { in marvell_nfc_naked_access_exec()
|
| /linux-6.15/drivers/gpu/drm/panthor/ |
| H A D | panthor_sched.c | 2962 instrs->count = ALIGN(instrs->count, NUM_INSTRS_PER_CACHE_LINE); in copy_instrs_to_ringbuf() 2963 size = instrs->count * sizeof(u64); in copy_instrs_to_ringbuf() 3075 instrs->count = 0; in prepare_job_instrs() 3083 ARRAY_SIZE(instrs->buffer), in prepare_job_instrs() 3092 instrs->buffer[instrs->count++] = instr_seq[i].instr; in prepare_job_instrs() 3096 memset(&instrs->buffer[instrs->count], 0, in prepare_job_instrs() 3097 (pad - instrs->count) * sizeof(instrs->buffer[0])); in prepare_job_instrs() 3098 instrs->count = pad; in prepare_job_instrs() 3108 prepare_job_instrs(¶ms, &instrs); in calc_job_credits() 3109 return instrs.count; in calc_job_credits() [all …]
|
| /linux-6.15/drivers/mtd/nand/raw/ingenic/ |
| H A D | ingenic_nand_drv.c | 327 ret = ingenic_nand_exec_instr(chip, cs, &op->instrs[i]); in ingenic_nand_exec_op() 331 if (op->instrs[i].delay_ns) in ingenic_nand_exec_op() 332 ndelay(op->instrs[i].delay_ns); in ingenic_nand_exec_op()
|
| /linux-6.15/include/linux/mtd/ |
| H A D | rawnand.h | 863 const struct nand_op_instr *instrs; member 1016 const struct nand_op_instr *instrs; member 1023 .instrs = _instrs, \ 1031 .instrs = _instrs, \
|
| /linux-6.15/drivers/mtd/nand/raw/brcmnand/ |
| H A D | brcmnand.c | 2416 const struct nand_op_instr *instr = &op->instrs[i]; in brcmnand_exec_instr() 2428 ((i == (op->ninstrs - 2)) && (op->instrs[i + 1].type == NAND_OP_WAITRDY_INSTR)); in brcmnand_exec_instr() 2474 op->instrs[0].type == NAND_OP_CMD_INSTR && in brcmnand_op_is_status() 2475 op->instrs[0].ctx.cmd.opcode == NAND_CMD_STATUS && in brcmnand_op_is_status() 2476 op->instrs[1].type == NAND_OP_DATA_IN_INSTR) in brcmnand_op_is_status() 2485 op->instrs[0].type == NAND_OP_CMD_INSTR && in brcmnand_op_is_reset() 2486 op->instrs[0].ctx.cmd.opcode == NAND_CMD_RESET && in brcmnand_op_is_reset() 2487 op->instrs[1].type == NAND_OP_WAITRDY_INSTR) in brcmnand_op_is_reset() 2507 status = op->instrs[1].ctx.data.buf.in; in brcmnand_exec_op()
|
| /linux-6.15/drivers/mtd/nand/raw/atmel/ |
| H A D | nand-controller.c | 623 ret = atmel_smc_nand_exec_instr(nand, &op->instrs[i]); in atmel_smc_nand_exec_op() 643 const struct nand_op_instr *instr = &subop->instrs[i]; in atmel_hsmc_exec_cmd_addr() 663 const struct nand_op_instr *instr = subop->instrs; in atmel_hsmc_exec_rw() 681 const struct nand_op_instr *instr = subop->instrs; in atmel_hsmc_exec_waitrdy()
|
| /linux-6.15/tools/arch/x86/kcpuid/ |
| H A D | cpuid.csv | 215 7, 0, ebx, 27, avx512er , AVX-512 exponent/reciprocal instrs 216 7, 0, ebx, 28, avx512cd , AVX-512 conflict detection instrs 221 … 7, 0, ecx, 1, avx512vbmi , AVX-512 Vector byte manipulation instrs 226 … 0, ecx, 6, avx512_vbmi2 , AVX-512 vector byte manipulation instrs group 2 229 7, 0, ecx, 9, vaes , Vector AES instrs
|