Home
last modified time | relevance | path

Searched refs:gfxclk_pstate (Results 1 – 13 of 13) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Daldebaran_ppt.c568 pstate_table->gfxclk_pstate.standard = in aldebaran_populate_umd_state_clk()
575 pstate_table->gfxclk_pstate.standard = in aldebaran_populate_umd_state_clk()
576 pstate_table->gfxclk_pstate.min; in aldebaran_populate_umd_state_clk()
1397 pstate_table->gfxclk_pstate.custom.min = in aldebaran_usr_edit_dpm_table()
1398 pstate_table->gfxclk_pstate.curr.min; in aldebaran_usr_edit_dpm_table()
1407 pstate_table->gfxclk_pstate.custom.max = in aldebaran_usr_edit_dpm_table()
1408 pstate_table->gfxclk_pstate.curr.max; in aldebaran_usr_edit_dpm_table()
1435 pstate_table->gfxclk_pstate.custom.min = in aldebaran_usr_edit_dpm_table()
1436 pstate_table->gfxclk_pstate.curr.min; in aldebaran_usr_edit_dpm_table()
1439 pstate_table->gfxclk_pstate.custom.max = in aldebaran_usr_edit_dpm_table()
[all …]
H A Dsmu_v13_0_6_ppt.c1073 pstate_table->gfxclk_pstate.standard = in smu_v13_0_6_populate_umd_state_clk()
1080 pstate_table->gfxclk_pstate.standard = in smu_v13_0_6_populate_umd_state_clk()
1081 pstate_table->gfxclk_pstate.min; in smu_v13_0_6_populate_umd_state_clk()
2064 pstate_table->gfxclk_pstate.custom.min = in smu_v13_0_6_usr_edit_dpm_table()
2065 pstate_table->gfxclk_pstate.curr.min; in smu_v13_0_6_usr_edit_dpm_table()
2077 pstate_table->gfxclk_pstate.custom.max = in smu_v13_0_6_usr_edit_dpm_table()
2078 pstate_table->gfxclk_pstate.curr.max; in smu_v13_0_6_usr_edit_dpm_table()
2153 pstate_table->gfxclk_pstate.custom.min = in smu_v13_0_6_usr_edit_dpm_table()
2154 pstate_table->gfxclk_pstate.curr.min; in smu_v13_0_6_usr_edit_dpm_table()
2157 pstate_table->gfxclk_pstate.custom.max = in smu_v13_0_6_usr_edit_dpm_table()
[all …]
H A Dsmu_v13_0.c1751 sclk_min = sclk_max = pstate_table->gfxclk_pstate.standard; in smu_v13_0_set_performance_level()
1759 sclk_min = sclk_max = pstate_table->gfxclk_pstate.min; in smu_v13_0_set_performance_level()
1765 sclk_min = sclk_max = pstate_table->gfxclk_pstate.peak; in smu_v13_0_set_performance_level()
1802 pstate_table->gfxclk_pstate.curr.min = sclk_min; in smu_v13_0_set_performance_level()
1803 pstate_table->gfxclk_pstate.curr.max = sclk_max; in smu_v13_0_set_performance_level()
H A Dsmu_v13_0_7_ppt.c2330 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v13_0_7_populate_umd_state_clk()
2333 pstate_table->gfxclk_pstate.peak = driver_clocks.GameClockAc; in smu_v13_0_7_populate_umd_state_clk()
2335 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v13_0_7_populate_umd_state_clk()
2354 pstate_table->gfxclk_pstate.standard = driver_clocks.BaseClockAc; in smu_v13_0_7_populate_umd_state_clk()
2356 pstate_table->gfxclk_pstate.standard = gfx_table->max; in smu_v13_0_7_populate_umd_state_clk()
H A Dsmu_v13_0_0_ppt.c2344 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v13_0_0_populate_umd_state_clk()
2347 pstate_table->gfxclk_pstate.peak = driver_clocks.GameClockAc; in smu_v13_0_0_populate_umd_state_clk()
2349 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v13_0_0_populate_umd_state_clk()
2368 pstate_table->gfxclk_pstate.standard = driver_clocks.BaseClockAc; in smu_v13_0_0_populate_umd_state_clk()
2370 pstate_table->gfxclk_pstate.standard = gfx_table->max; in smu_v13_0_0_populate_umd_state_clk()
/linux-6.15/drivers/gpu/drm/amd/pm/swsmu/smu14/
H A Dsmu_v14_0.c1302 sclk_min = sclk_max = pstate_table->gfxclk_pstate.standard; in smu_v14_0_set_performance_level()
1310 sclk_min = sclk_max = pstate_table->gfxclk_pstate.min; in smu_v14_0_set_performance_level()
1316 sclk_min = sclk_max = pstate_table->gfxclk_pstate.peak; in smu_v14_0_set_performance_level()
1340 pstate_table->gfxclk_pstate.curr.min = sclk_min; in smu_v14_0_set_performance_level()
1341 pstate_table->gfxclk_pstate.curr.max = sclk_max; in smu_v14_0_set_performance_level()
H A Dsmu_v14_0_2_ppt.c1596 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v14_0_2_populate_umd_state_clk()
1599 pstate_table->gfxclk_pstate.peak = driver_clocks.GameClockAc; in smu_v14_0_2_populate_umd_state_clk()
1601 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v14_0_2_populate_umd_state_clk()
1620 pstate_table->gfxclk_pstate.standard = driver_clocks.BaseClockAc; in smu_v14_0_2_populate_umd_state_clk()
1622 pstate_table->gfxclk_pstate.standard = gfx_table->max; in smu_v14_0_2_populate_umd_state_clk()
/linux-6.15/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Darcturus_ppt.c584 pstate_table->gfxclk_pstate.min = gfx_table->min; in arcturus_populate_umd_state_clk()
585 pstate_table->gfxclk_pstate.peak = gfx_table->max; in arcturus_populate_umd_state_clk()
596 pstate_table->gfxclk_pstate.standard = in arcturus_populate_umd_state_clk()
603 pstate_table->gfxclk_pstate.standard = in arcturus_populate_umd_state_clk()
604 pstate_table->gfxclk_pstate.min; in arcturus_populate_umd_state_clk()
H A Dsienna_cichlid_ppt.c1499 pstate_table->gfxclk_pstate.min = gfx_table->min; in sienna_cichlid_populate_umd_state_clk()
1500 pstate_table->gfxclk_pstate.peak = gfx_table->max; in sienna_cichlid_populate_umd_state_clk()
1511 pstate_table->gfxclk_pstate.standard = SIENNA_CICHLID_UMD_PSTATE_PROFILING_GFXCLK; in sienna_cichlid_populate_umd_state_clk()
1516 pstate_table->gfxclk_pstate.standard = DIMGREY_CAVEFISH_UMD_PSTATE_PROFILING_GFXCLK; in sienna_cichlid_populate_umd_state_clk()
1521 pstate_table->gfxclk_pstate.standard = BEIGE_GOBY_UMD_PSTATE_PROFILING_GFXCLK; in sienna_cichlid_populate_umd_state_clk()
H A Dsmu_v11_0.c1893 sclk_min = sclk_max = pstate_table->gfxclk_pstate.standard; in smu_v11_0_set_performance_level()
1898 sclk_min = sclk_max = pstate_table->gfxclk_pstate.min; in smu_v11_0_set_performance_level()
1904 sclk_min = sclk_max = pstate_table->gfxclk_pstate.peak; in smu_v11_0_set_performance_level()
H A Dnavi10_ppt.c1724 pstate_table->gfxclk_pstate.min = gfx_table->min; in navi10_populate_umd_state_clk()
1771 pstate_table->gfxclk_pstate.peak = sclk_freq; in navi10_populate_umd_state_clk()
1782 pstate_table->gfxclk_pstate.standard = in navi10_populate_umd_state_clk()
1789 pstate_table->gfxclk_pstate.standard = in navi10_populate_umd_state_clk()
1790 pstate_table->gfxclk_pstate.min; in navi10_populate_umd_state_clk()
/linux-6.15/drivers/gpu/drm/amd/pm/swsmu/inc/
H A Damdgpu_smu.h473 struct pstates_clk_freq gfxclk_pstate; member
/linux-6.15/drivers/gpu/drm/amd/pm/swsmu/
H A Damdgpu_smu.c3048 *((uint32_t *)data) = pstate_table->gfxclk_pstate.standard * 100; in smu_read_sensor()
3056 *((uint32_t *)data) = pstate_table->gfxclk_pstate.peak * 100; in smu_read_sensor()