Home
last modified time | relevance | path

Searched refs:fw_based_mclk_switching (Results 1 – 14 of 14) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn401/
H A Ddcn401_clk_mgr.c862 if (new_clocks->fw_based_mclk_switching != clk_mgr_base->clks.fw_based_mclk_switching && in dcn401_build_update_bandwidth_clocks_sequence()
863 new_clocks->fw_based_mclk_switching) { in dcn401_build_update_bandwidth_clocks_sequence()
865 clk_mgr_base->clks.fw_based_mclk_switching = new_clocks->fw_based_mclk_switching; in dcn401_build_update_bandwidth_clocks_sequence()
867 …_steps].params.update_wait_for_dmub_ack_params.enable = clk_mgr_base->clks.fw_based_mclk_switching; in dcn401_build_update_bandwidth_clocks_sequence()
871 ….params.indicate_drr_status_params.mod_drr_for_pstate = clk_mgr_base->clks.fw_based_mclk_switching; in dcn401_build_update_bandwidth_clocks_sequence()
1038 if (new_clocks->fw_based_mclk_switching != clk_mgr_base->clks.fw_based_mclk_switching && in dcn401_build_update_bandwidth_clocks_sequence()
1039 safe_to_lower && !new_clocks->fw_based_mclk_switching) { in dcn401_build_update_bandwidth_clocks_sequence()
1041 clk_mgr_base->clks.fw_based_mclk_switching = new_clocks->fw_based_mclk_switching; in dcn401_build_update_bandwidth_clocks_sequence()
1043 …_steps].params.update_wait_for_dmub_ack_params.enable = clk_mgr_base->clks.fw_based_mclk_switching; in dcn401_build_update_bandwidth_clocks_sequence()
1047 ….params.indicate_drr_status_params.mod_drr_for_pstate = clk_mgr_base->clks.fw_based_mclk_switching; in dcn401_build_update_bandwidth_clocks_sequence()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddcn30_fpu.c295 if (!context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching || in dcn30_fpu_update_soc_for_wm_a()
318 context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching = false; in dcn30_fpu_calculate_wm_and_dlg()
329 context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching = in dcn30_fpu_calculate_wm_and_dlg()
332 if (context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching) { in dcn30_fpu_calculate_wm_and_dlg()
422 if (!context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching) { in dcn30_fpu_calculate_wm_and_dlg()
497 if (context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching && in dcn30_fpu_calculate_wm_and_dlg()
517 if (context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching) in dcn30_fpu_calculate_wm_and_dlg()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn30/
H A Ddcn30_hwseq.c1158 dc->current_state->bw_ctx.bw.dcn.clk.fw_based_mclk_switching) && in dcn30_hardware_release()
1179 …if (context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching && !dc->clk_mgr->clks.fw_based_mclk_switchi… in dcn30_prepare_bandwidth()
1191 if (!dc->clk_mgr->clks.fw_based_mclk_switching) in dcn30_prepare_bandwidth()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddml2_wrapper.c446 display_state->bw_ctx.bw.dcn.clk.fw_based_mclk_switching = false; in optimize_pstate_with_svp_and_drr()
459 display_state->bw_ctx.bw.dcn.clk.fw_based_mclk_switching = true; in optimize_pstate_with_svp_and_drr()
525 display_state->bw_ctx.bw.dcn.clk.fw_based_mclk_switching = false; in optimize_pstate_with_svp_and_drr()
H A Ddml2_translation_helper.c1195 if (state->bw_ctx.bw.dcn.clk.fw_based_mclk_switching) { in apply_legacy_svp_drr_settings()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn32/
H A Ddcn32_hwseq.c1789 …if (context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching || dc->clk_mgr->clks.fw_based_mclk_switchin… in dcn32_prepare_bandwidth()
1801 if (!context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching) in dcn32_prepare_bandwidth()
1804 …if (context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching || dc->clk_mgr->clks.fw_based_mclk_switchin… in dcn32_prepare_bandwidth()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddcn32_fpu.c1669 …xt->bw_ctx.bw.dcn.clk.p_state_change_support |= context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching; in dcn32_calculate_dlg_params()
2352 context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching = false; in dcn32_calculate_wm_and_dlg_fpu()
2369 context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching = true; in dcn32_calculate_wm_and_dlg_fpu()
2372 if (context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching) { in dcn32_calculate_wm_and_dlg_fpu()
2403 context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching = false; in dcn32_calculate_wm_and_dlg_fpu()
2499 if (context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching) { in dcn32_calculate_wm_and_dlg_fpu()
2518 if (!context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching && !subvp_in_use) { in dcn32_calculate_wm_and_dlg_fpu()
3598 if ((context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching || dcn32_subvp_in_use(dc, context)) && in dcn32_override_min_req_memclk()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/dml21/
H A Ddml21_utils.c502 …context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching = context->bw_ctx.bw.dcn.fams2_global_config.fe… in dml21_build_fams2_programming()
/linux-6.15/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/
H A Ddcn32_clk_mgr.c729 if (context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching) in dcn32_update_clocks()
/linux-6.15/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_hw_sequencer.c623 if (context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching) { in set_p_state_switch_method()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.c2450 if (context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching) { in dcn20_optimize_bandwidth()
2454 dc->clk_mgr->clks.fw_based_mclk_switching = true; in dcn20_optimize_bandwidth()
2456 dc->clk_mgr->clks.fw_based_mclk_switching = false; in dcn20_optimize_bandwidth()
/linux-6.15/drivers/gpu/drm/amd/display/dc/resource/dcn32/
H A Ddcn32_resource.c1758 context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching = false; in dml1_validate()
1977 if (context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching || subvp_in_use) in dcn32_populate_dml_pipes_from_context()
/linux-6.15/drivers/gpu/drm/amd/display/dc/
H A Ddc.h630 bool fw_based_mclk_switching; member
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddcn20_fpu.c1171 …xt->bw_ctx.bw.dcn.clk.p_state_change_support |= context->bw_ctx.bw.dcn.clk.fw_based_mclk_switching; in dcn20_calculate_dlg_params()