Home
last modified time | relevance | path

Searched refs:eventsel (Results 1 – 18 of 18) sorted by relevance

/linux-6.15/arch/x86/kvm/
H A Dpmu.c405 u64 eventsel) in is_gp_event_allowed() argument
453 u64 eventsel = pmc->eventsel; in reprogram_counter() local
454 u64 new_config = eventsel; in reprogram_counter()
473 eventsel |= ARCH_PERFMON_EVENTSEL_OS; in reprogram_counter()
475 eventsel |= ARCH_PERFMON_EVENTSEL_USR; in reprogram_counter()
477 eventsel |= ARCH_PERFMON_EVENTSEL_INT; in reprogram_counter()
489 (eventsel & pmu->raw_event_mask), in reprogram_counter()
492 eventsel & ARCH_PERFMON_EVENTSEL_INT); in reprogram_counter()
738 pmc->eventsel = 0; in kvm_pmu_reset()
842 config = pmc->eventsel; in cpl_is_matched()
[all …]
H A Dpmu.h177 return pmc->eventsel & ARCH_PERFMON_EVENTSEL_ENABLE; in pmc_speculative_in_use()
275 void kvm_pmu_trigger_event(struct kvm_vcpu *vcpu, u64 eventsel);
/linux-6.15/tools/testing/selftests/kvm/include/x86/
H A Dpmu.h18 #define RAW_EVENT(eventsel, umask) (((eventsel & 0xf00UL) << 24) | \ argument
19 ((eventsel) & 0xff) | \
/linux-6.15/arch/arm64/kvm/
H A Dpmu-emul.c676 return pmu->map_pmuv3_event(eventsel); in kvm_map_pmu_event()
678 return eventsel; in kvm_map_pmu_event()
691 int eventsel; in kvm_pmu_create_perf_event() local
698 eventsel = ARMV8_PMUV3_PERFCTR_CPU_CYCLES; in kvm_pmu_create_perf_event()
700 eventsel = evtreg & kvm_pmu_event_mask(vcpu->kvm); in kvm_pmu_create_perf_event()
706 if (eventsel == ARMV8_PMUV3_PERFCTR_SW_INCR || in kvm_pmu_create_perf_event()
707 eventsel == ARMV8_PMUV3_PERFCTR_CHAIN) in kvm_pmu_create_perf_event()
715 !test_bit(eventsel, vcpu->kvm->arch.pmu_filter)) in kvm_pmu_create_perf_event()
722 eventsel = kvm_map_pmu_event(vcpu->kvm, eventsel); in kvm_pmu_create_perf_event()
723 if (eventsel < 0) in kvm_pmu_create_perf_event()
[all …]
/linux-6.15/arch/x86/kvm/vmx/
H A Dpmu_intel.c330 msr_info->data = pmc->eventsel; in intel_pmu_get_msr()
402 if (data != pmc->eventsel) { in intel_pmu_set_msr()
403 pmc->eventsel = data; in intel_pmu_set_msr()
437 u64 eventsel; in intel_get_fixed_pmc_eventsel() local
446 eventsel = perf_get_hw_event_config(fixed_pmc_perf_ids[index]); in intel_get_fixed_pmc_eventsel()
447 WARN_ON_ONCE(!eventsel && index < kvm_pmu_cap.num_counters_fixed); in intel_get_fixed_pmc_eventsel()
448 return eventsel; in intel_get_fixed_pmc_eventsel()
585 pmu->fixed_counters[i].eventsel = intel_get_fixed_pmc_eventsel(i); in intel_pmu_init()
/linux-6.15/arch/x86/kvm/svm/
H A Dpmu.c142 msr_info->data = pmc->eventsel; in amd_pmu_get_msr()
166 if (data != pmc->eventsel) { in amd_pmu_set_msr()
167 pmc->eventsel = data; in amd_pmu_set_msr()
/linux-6.15/arch/x86/events/amd/
H A Dcore.c315 static inline int amd_pmu_addr_offset(int index, bool eventsel) in amd_pmu_addr_offset() argument
322 if (eventsel) in amd_pmu_addr_offset()
335 if (eventsel) in amd_pmu_addr_offset()
1318 .eventsel = MSR_K7_EVNTSEL0,
1420 x86_pmu.eventsel = MSR_F15H_PERF_CTL; in amd_core_pmu_init()
/linux-6.15/drivers/perf/
H A Dapple_m1_cpu_pmu.c569 static int m1_pmu_map_pmuv3_event(unsigned int eventsel) in m1_pmu_map_pmuv3_event() argument
573 if (eventsel < ARMV8_PMUV3_MAX_COMMON_EVENTS) in m1_pmu_map_pmuv3_event()
574 m1_event = m1_pmu_pmceid_map[eventsel]; in m1_pmu_map_pmuv3_event()
/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Ddf_v3_6.c412 uint32_t eventsel, instance, unitmask; in df_v3_6_pmc_get_ctrl_settings() local
424 eventsel = DF_V3_6_GET_EVENT(config) & 0x3f; in df_v3_6_pmc_get_ctrl_settings()
432 *lo_val = (unitmask << 8) | (instance_10 << 6) | eventsel; in df_v3_6_pmc_get_ctrl_settings()
/linux-6.15/include/linux/perf/
H A Darm_pmu.h105 int (*map_pmuv3_event)(unsigned int eventsel);
/linux-6.15/arch/x86/events/intel/
H A Dp6.c212 .eventsel = MSR_P6_EVNTSEL0,
H A Dknc.c299 .eventsel = MSR_KNC_EVNTSEL0,
H A Dp4.c1346 .eventsel = MSR_P4_BPU_CCCR0,
H A Dcore.c5400 .eventsel = MSR_ARCH_PERFMON_EVENTSEL0,
5454 .eventsel = MSR_ARCH_PERFMON_EVENTSEL0,
6459 static inline int intel_pmu_v6_addr_offset(int index, bool eventsel) in intel_pmu_v6_addr_offset() argument
7490 x86_pmu.eventsel = MSR_IA32_PMC_V6_GP0_CFG_A; in intel_pmu_init()
/linux-6.15/tools/testing/selftests/kvm/x86/
H A Dpmu_counters_test.c274 uint64_t eventsel = ARCH_PERFMON_EVENTSEL_OS | in guest_test_arch_event() local
283 MSR_P6_EVNTSEL0 + i, eventsel); in guest_test_arch_event()
/linux-6.15/arch/x86/events/
H A Dperf_event.h799 unsigned eventsel; member
802 int (*addr_offset)(int index, bool eventsel);
1150 return x86_pmu.eventsel + (x86_pmu.addr_offset ? in x86_pmu_config_addr()
/linux-6.15/arch/x86/events/zhaoxin/
H A Dcore.c468 .eventsel = MSR_ARCH_PERFMON_EVENTSEL0,
/linux-6.15/arch/x86/include/asm/
H A Dkvm_host.h528 u64 eventsel; member