Home
last modified time | relevance | path

Searched refs:dspp (Results 1 – 25 of 37) sorted by relevance

12

/linux-6.15/drivers/gpu/drm/msm/disp/mdp5/
H A Dmdp5_cfg.c81 .dspp = {
164 .dspp = {
245 .dspp = {
344 .dspp = {
426 .dspp = {
506 .dspp = {
596 .dspp = {
702 .dspp = {
812 .dspp = {
899 .dspp = {
[all …]
H A Dmdp5_cfg.h37 int dspp; member
106 struct mdp5_sub_block dspp; member
H A Dmdp5_mixer.c160 mixer->dspp = lm->dspp; in mdp5_mixer_init()
/linux-6.15/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_ctl.c140 int dspp; in dpu_hw_ctl_trigger_flush_v1() local
156 for (dspp = DSPP_0; dspp < DSPP_MAX; dspp++) { in dpu_hw_ctl_trigger_flush_v1()
157 if (ctx->pending_dspp_flush_mask[dspp - DSPP_0]) in dpu_hw_ctl_trigger_flush_v1()
159 CTL_DSPP_n_FLUSH(dspp - DSPP_0), in dpu_hw_ctl_trigger_flush_v1()
160 ctx->pending_dspp_flush_mask[dspp - DSPP_0]); in dpu_hw_ctl_trigger_flush_v1()
362 enum dpu_dspp dspp, u32 dspp_sub_blk) in dpu_hw_ctl_update_pending_flush_dspp() argument
364 switch (dspp) { in dpu_hw_ctl_update_pending_flush_dspp()
383 struct dpu_hw_ctl *ctx, enum dpu_dspp dspp, u32 dspp_sub_blk) in dpu_hw_ctl_update_pending_flush_dspp_sub_blocks() argument
385 if (dspp >= DSPP_MAX) in dpu_hw_ctl_update_pending_flush_dspp_sub_blocks()
390 ctx->pending_dspp_flush_mask[dspp - DSPP_0] |= BIT(4); in dpu_hw_ctl_update_pending_flush_dspp_sub_blocks()
/linux-6.15/drivers/gpu/drm/msm/disp/dpu1/catalog/
H A Ddpu_4_0_sdm845.h141 .dspp = DSPP_0,
149 .dspp = DSPP_1,
157 .dspp = DSPP_2,
165 .dspp = DSPP_3,
330 .dspp = sdm845_dspp,
H A Ddpu_4_1_sdm670.h76 .dspp = DSPP_0,
84 .dspp = DSPP_1,
143 .dspp = sdm670_dspp,
H A Ddpu_5_0_sm8150.h151 .dspp = DSPP_0,
159 .dspp = DSPP_1,
167 .dspp = DSPP_2,
175 .dspp = DSPP_3,
399 .dspp = sm8150_dspp,
H A Ddpu_6_0_sm8250.h149 .dspp = DSPP_0,
157 .dspp = DSPP_1,
165 .dspp = DSPP_2,
173 .dspp = DSPP_3,
397 .dspp = sm8250_dspp,
H A Ddpu_9_0_sm8550.h147 .dspp = DSPP_0,
155 .dspp = DSPP_1,
163 .dspp = DSPP_2,
171 .dspp = DSPP_3,
418 .dspp = sm8550_dspp,
H A Ddpu_7_0_sm8350.h149 .dspp = DSPP_0,
157 .dspp = DSPP_1,
165 .dspp = DSPP_2,
173 .dspp = DSPP_3,
407 .dspp = sm8350_dspp,
H A Ddpu_5_4_sm6125.h103 .dspp = DSPP_0,
111 .dspp = 0,
227 .dspp = sm6125_dspp,
H A Ddpu_5_1_sc8180x.h150 .dspp = DSPP_0,
158 .dspp = DSPP_1,
166 .dspp = DSPP_2,
174 .dspp = DSPP_3,
425 .dspp = sc8180x_dspp,
H A Ddpu_8_1_sm8450.h150 .dspp = DSPP_0,
158 .dspp = DSPP_1,
166 .dspp = DSPP_2,
174 .dspp = DSPP_3,
423 .dspp = sm8450_dspp,
H A Ddpu_6_4_sm6350.h102 .dspp = DSPP_0,
110 .dspp = 0,
233 .dspp = sm6350_dspp,
H A Ddpu_8_0_sc8280xp.h149 .dspp = DSPP_0,
157 .dspp = DSPP_1,
165 .dspp = DSPP_2,
173 .dspp = DSPP_3,
446 .dspp = sc8280xp_dspp,
H A Ddpu_9_2_x1e80100.h146 .dspp = DSPP_0,
154 .dspp = DSPP_1,
162 .dspp = DSPP_2,
170 .dspp = DSPP_3,
464 .dspp = x1e80100_dspp,
H A Ddpu_8_4_sa8775p.h149 .dspp = DSPP_0,
157 .dspp = DSPP_1,
165 .dspp = DSPP_2,
173 .dspp = DSPP_3,
469 .dspp = sa8775p_dspp,
H A Ddpu_10_0_sm8650.h147 .dspp = DSPP_0,
155 .dspp = DSPP_1,
163 .dspp = DSPP_2,
171 .dspp = DSPP_3,
463 .dspp = sm8650_dspp,
H A Ddpu_6_3_sm6115.h64 .dspp = DSPP_0,
147 .dspp = sm6115_dspp,
H A Ddpu_6_5_qcm2290.h64 .dspp = DSPP_0,
140 .dspp = qcm2290_dspp,
H A Ddpu_6_9_sm6375.h66 .dspp = DSPP_0,
157 .dspp = sm6375_dspp,
H A Ddpu_3_2_sdm660.h114 .dspp = DSPP_0,
122 .dspp = DSPP_1,
277 .dspp = sdm660_dspp,
H A Ddpu_3_0_msm8998.h143 .dspp = DSPP_0,
151 .dspp = DSPP_1,
313 .dspp = msm8998_dspp,
H A Ddpu_1_15_msm8917.h88 .dspp = DSPP_0,
177 .dspp = msm8917_dspp,
H A Ddpu_1_14_msm8937.h89 .dspp = DSPP_0,
199 .dspp = msm8937_dspp,

12