Home
last modified time | relevance | path

Searched refs:dspcntr (Results 1 – 7 of 7) sorted by relevance

/linux-6.15/drivers/gpu/drm/i915/display/
H A Di9xx_plane.c160 u32 dspcntr; in i9xx_plane_ctl() local
162 dspcntr = DISP_ENABLE; in i9xx_plane_ctl()
170 dspcntr |= DISP_FORMAT_8BPP; in i9xx_plane_ctl()
215 dspcntr |= DISP_TILED; in i9xx_plane_ctl()
218 dspcntr |= DISP_ROTATE_180; in i9xx_plane_ctl()
221 dspcntr |= DISP_MIRROR; in i9xx_plane_ctl()
223 return dspcntr; in i9xx_plane_ctl()
363 u32 dspcntr = 0; in i9xx_plane_ctl_crtc() local
374 return dspcntr; in i9xx_plane_ctl_crtc()
469 dspcntr |= DISP_ASYNC_FLIP; in i9xx_plane_update_arm()
[all …]
/linux-6.15/drivers/gpu/drm/gma500/
H A Doaktrail_crtc.c491 dspcntr = REG_READ(map->cntr); in oaktrail_crtc_mode_set()
492 dspcntr |= DISPPLANE_GAMMA_ENABLE; in oaktrail_crtc_mode_set()
495 dspcntr |= DISPPLANE_SEL_PIPE_A; in oaktrail_crtc_mode_set()
497 dspcntr |= DISPPLANE_SEL_PIPE_B; in oaktrail_crtc_mode_set()
603 u32 dspcntr; in oaktrail_pipe_set_base() local
620 dspcntr = REG_READ(map->cntr); in oaktrail_pipe_set_base()
621 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK; in oaktrail_pipe_set_base()
625 dspcntr |= DISPPLANE_8BPP; in oaktrail_pipe_set_base()
629 dspcntr |= DISPPLANE_15_16BPP; in oaktrail_pipe_set_base()
631 dspcntr |= DISPPLANE_16BPP; in oaktrail_pipe_set_base()
[all …]
H A Dpsb_intel_display.c107 u32 dpll = 0, fp = 0, dspcntr, pipeconf; in psb_intel_crtc_mode_set() local
200 dspcntr = DISPPLANE_GAMMA_ENABLE; in psb_intel_crtc_mode_set()
203 dspcntr |= DISPPLANE_SEL_PIPE_A; in psb_intel_crtc_mode_set()
205 dspcntr |= DISPPLANE_SEL_PIPE_B; in psb_intel_crtc_mode_set()
207 dspcntr |= DISPLAY_PLANE_ENABLE; in psb_intel_crtc_mode_set()
292 REG_WRITE(map->cntr, dspcntr); in psb_intel_crtc_mode_set()
H A Dgma_display.c69 u32 dspcntr; in gma_pipe_set_base() local
93 dspcntr = REG_READ(map->cntr); in gma_pipe_set_base()
94 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK; in gma_pipe_set_base()
98 dspcntr |= DISPPLANE_8BPP; in gma_pipe_set_base()
102 dspcntr |= DISPPLANE_15_16BPP; in gma_pipe_set_base()
104 dspcntr |= DISPPLANE_16BPP; in gma_pipe_set_base()
108 dspcntr |= DISPPLANE_32BPP_NO_ALPHA; in gma_pipe_set_base()
115 REG_WRITE(map->cntr, dspcntr); in gma_pipe_set_base()
H A Doaktrail_hdmi.c285 u32 dspcntr, pipeconf, dpll, temp; in oaktrail_crtc_hdmi_mode_set() local
359 dspcntr = REG_READ(dspcntr_reg); in oaktrail_crtc_hdmi_mode_set()
360 dspcntr |= DISPPLANE_GAMMA_ENABLE; in oaktrail_crtc_hdmi_mode_set()
361 dspcntr |= DISPPLANE_SEL_PIPE_B; in oaktrail_crtc_hdmi_mode_set()
362 dspcntr |= DISPLAY_PLANE_ENABLE; in oaktrail_crtc_hdmi_mode_set()
375 REG_WRITE(dspcntr_reg, dspcntr); in oaktrail_crtc_hdmi_mode_set()
H A Dcdv_intel_display.c584 u32 dpll = 0, dspcntr, pipeconf; in cdv_intel_crtc_mode_set() local
712 dspcntr = DISPPLANE_GAMMA_ENABLE; in cdv_intel_crtc_mode_set()
715 dspcntr |= DISPPLANE_SEL_PIPE_A; in cdv_intel_crtc_mode_set()
717 dspcntr |= DISPPLANE_SEL_PIPE_B; in cdv_intel_crtc_mode_set()
719 dspcntr |= DISPLAY_PLANE_ENABLE; in cdv_intel_crtc_mode_set()
808 REG_WRITE(map->cntr, dspcntr); in cdv_intel_crtc_mode_set()
H A Dpsb_drv.h521 u32 dspcntr[3]; member