Home
last modified time | relevance | path

Searched refs:dsc_inst (Results 1 – 21 of 21) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/display/dc/pg/dcn35/
H A Ddcn35_pg_cntl.c47 static bool pg_cntl35_dsc_pg_status(struct pg_cntl *pg_cntl, unsigned int dsc_inst) in pg_cntl35_dsc_pg_status() argument
55 switch (dsc_inst) { in pg_cntl35_dsc_pg_status()
76 void pg_cntl35_dsc_pg_control(struct pg_cntl *pg_cntl, unsigned int dsc_inst, bool power_on) in pg_cntl35_dsc_pg_control() argument
87 pg_cntl->ctx->dc->res_pool->dccg, dsc_inst); in pg_cntl35_dsc_pg_control()
94 block_enabled = pg_cntl35_dsc_pg_status(pg_cntl, dsc_inst); in pg_cntl35_dsc_pg_control()
107 switch (dsc_inst) { in pg_cntl35_dsc_pg_control()
145 if (dsc_inst < MAX_PIPES) in pg_cntl35_dsc_pg_control()
146 pg_cntl->pg_pipe_res_enable[PG_DSC][dsc_inst] = power_on; in pg_cntl35_dsc_pg_control()
151 pg_cntl->ctx->dc->res_pool->dccg, dsc_inst); in pg_cntl35_dsc_pg_control()
H A Ddcn35_pg_cntl.h172 void pg_cntl35_dsc_pg_control(struct pg_cntl *pg_cntl, unsigned int dsc_inst, bool power_on);
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn35/
H A Ddcn35_hwseq.h36 void dcn35_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on);
88 unsigned int dsc_inst,
H A Ddcn35_hwseq.c510 unsigned int dsc_inst, in dcn35_dsc_pg_control() argument
525 switch (dsc_inst) { in dcn35_dsc_pg_control()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn32/
H A Ddcn32_hwseq.h35 unsigned int dsc_inst,
108 unsigned int dsc_inst);
H A Ddcn32_hwseq.c71 unsigned int dsc_inst, in dcn32_dsc_pg_control() argument
89 DC_LOG_DSC("%s DSC power gate for inst %d", power_gate ? "enable" : "disable", dsc_inst); in dcn32_dsc_pg_control()
90 switch (dsc_inst) { in dcn32_dsc_pg_control()
1477 unsigned int dsc_inst) in dcn32_dsc_pg_status() argument
1481 switch (dsc_inst) { in dcn32_dsc_pg_status()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn302/
H A Ddcn302_hwseq.c159 void dcn302_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on) in dcn302_dsc_pg_control() argument
175 switch (dsc_inst) { in dcn302_dsc_pg_control()
H A Ddcn302_hwseq.h33 void dcn302_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on);
/linux-6.15/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Ddccg.h214 void (*set_dto_dscclk)(struct dccg *dccg, uint32_t dsc_inst);
215 void (*set_ref_dscclk)(struct dccg *dccg, uint32_t dsc_inst);
H A Dpg_cntl.h40 void (*dsc_pg_control)(struct pg_cntl *pg_cntl, unsigned int dsc_inst, bool power_on);
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn303/
H A Ddcn303_hwseq.h34 void dcn303_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on);
H A Ddcn303_hwseq.c56 void dcn303_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on) in dcn303_dsc_pg_control() argument
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/
H A Dhw_sequencer_private.h136 unsigned int dsc_inst,
139 unsigned int dsc_inst);
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn314/
H A Ddcn314_hwseq.h36 void dcn314_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on);
H A Ddcn314_hwseq.c212 unsigned int dsc_inst, in dcn314_dsc_pg_control() argument
226 hws->ctx->dc->res_pool->dccg, dsc_inst); in dcn314_dsc_pg_control()
232 switch (dsc_inst) { in dcn314_dsc_pg_control()
276 hws->ctx->dc->res_pool->dccg, dsc_inst); in dcn314_dsc_pg_control()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn31/
H A Ddcn31_hwseq.h37 unsigned int dsc_inst,
H A Ddcn31_hwseq.c283 unsigned int dsc_inst, in dcn31_dsc_pg_control() argument
297 hws->ctx->dc->res_pool->dccg, dsc_inst); in dcn31_dsc_pg_control()
303 switch (dsc_inst) { in dcn31_dsc_pg_control()
339 hws->ctx->dc->res_pool->dccg, dsc_inst); in dcn31_dsc_pg_control()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.h135 unsigned int dsc_inst,
H A Ddcn20_hwseq.c467 unsigned int dsc_inst, in dcn20_dsc_pg_control() argument
484 switch (dsc_inst) { in dcn20_dsc_pg_control()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dccg/dcn401/
H A Ddcn401_dccg.c767 uint32_t dsc_inst) in dccg401_set_ref_dscclk() argument
771 switch (dsc_inst) { in dccg401_set_ref_dscclk()
H A Ddcn401_dccg.h214 uint32_t dsc_inst);