Home
last modified time | relevance | path

Searched refs:dpcd_lane_status_updated (Results 1 – 6 of 6) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/display/dc/link/protocols/
H A Dlink_dp_training_128b_132b.c79 union lane_align_status_updated dpcd_lane_status_updated = {0}; in dp_perform_128b_132b_channel_eq_done_sequence() local
94 &dpcd_lane_status_updated, dpcd_lane_adjust, DPRX); in dp_perform_128b_132b_channel_eq_done_sequence()
112 &dpcd_lane_status_updated, dpcd_lane_adjust, DPRX); in dp_perform_128b_132b_channel_eq_done_sequence()
124 } else if (dpcd_lane_status_updated.bits.LT_FAILED_128b_132b) { in dp_perform_128b_132b_channel_eq_done_sequence()
137 } else if (dpcd_lane_status_updated.bits.EQ_INTERLANE_ALIGN_DONE_128b_132b) { in dp_perform_128b_132b_channel_eq_done_sequence()
142 } else if (dpcd_lane_status_updated.bits.LT_FAILED_128b_132b) { in dp_perform_128b_132b_channel_eq_done_sequence()
149 &dpcd_lane_status_updated, dpcd_lane_adjust, DPRX); in dp_perform_128b_132b_channel_eq_done_sequence()
164 union lane_align_status_updated dpcd_lane_status_updated = {0}; in dp_perform_128b_132b_cds_done_sequence() local
178 &dpcd_lane_status_updated, dpcd_lane_adjust, DPRX); in dp_perform_128b_132b_cds_done_sequence()
182 dpcd_lane_status_updated.bits.CDS_INTERLANE_ALIGN_DONE_128b_132b) { in dp_perform_128b_132b_cds_done_sequence()
[all …]
H A Dlink_dp_training_8b_10b.c188 union lane_align_status_updated dpcd_lane_status_updated; in perform_8b_10b_clock_recovery_sequence() local
195 memset(&dpcd_lane_status_updated, '\0', in perform_8b_10b_clock_recovery_sequence()
196 sizeof(dpcd_lane_status_updated)); in perform_8b_10b_clock_recovery_sequence()
246 &dpcd_lane_status_updated, in perform_8b_10b_clock_recovery_sequence()
307 union lane_align_status_updated dpcd_lane_status_updated = {0}; in perform_8b_10b_channel_equalization_sequence() local
351 &dpcd_lane_status_updated, in perform_8b_10b_channel_equalization_sequence()
367 dp_check_interlane_aligned(dpcd_lane_status_updated, link, retries_ch_eq)) in perform_8b_10b_channel_equalization_sequence()
H A Dlink_dp_training_fixed_vs_pe_retimer.c328 union lane_align_status_updated dpcd_lane_status_updated; in dp_perform_fixed_vs_pe_training_sequence() local
336 memset(&dpcd_lane_status_updated, '\0', in dp_perform_fixed_vs_pe_training_sequence()
337 sizeof(dpcd_lane_status_updated)); in dp_perform_fixed_vs_pe_training_sequence()
410 &dpcd_lane_status_updated, in dp_perform_fixed_vs_pe_training_sequence()
456 union lane_align_status_updated dpcd_lane_status_updated = {0}; in dp_perform_fixed_vs_pe_training_sequence() local
528 &dpcd_lane_status_updated, in dp_perform_fixed_vs_pe_training_sequence()
541 dp_is_interlane_aligned(dpcd_lane_status_updated)) { in dp_perform_fixed_vs_pe_training_sequence()
H A Dlink_dp_training_dpia.c301 union lane_align_status_updated dpcd_lane_status_updated = {0}; in dpia_training_cr_non_transparent() local
395 &dpcd_lane_status_updated, in dpia_training_cr_non_transparent()
467 union lane_align_status_updated dpcd_lane_status_updated = {0}; in dpia_training_cr_transparent() local
499 &dpcd_lane_status_updated, in dpia_training_cr_transparent()
595 union lane_align_status_updated dpcd_lane_status_updated = {0}; in dpia_training_eq_non_transparent() local
679 &dpcd_lane_status_updated, in dpia_training_eq_non_transparent()
695 dp_is_interlane_aligned(dpcd_lane_status_updated)) { in dpia_training_eq_non_transparent()
739 union lane_align_status_updated dpcd_lane_status_updated = {0}; in dpia_training_eq_transparent() local
762 &dpcd_lane_status_updated, in dpia_training_eq_transparent()
781 …if (dp_is_interlane_aligned(dpcd_lane_status_updated) || (link->skip_fallback_on_link_loss && retr… in dpia_training_eq_transparent()
H A Dlink_dp_irq_handler.c317 union lane_align_status_updated dpcd_lane_status_updated = {0}; in read_dpcd204h_on_irq_hpd() local
322 &dpcd_lane_status_updated.raw, in read_dpcd204h_on_irq_hpd()
327 dpcd_lane_status_updated.bits.EQ_INTERLANE_ALIGN_DONE_128b_132b; in read_dpcd204h_on_irq_hpd()
329 dpcd_lane_status_updated.bits.CDS_INTERLANE_ALIGN_DONE_128b_132b; in read_dpcd204h_on_irq_hpd()
H A Dlink_dp_training.c559 union lane_align_status_updated dpcd_lane_status_updated; in dp_check_link_loss_status() local
575 dpcd_lane_status_updated.raw = dpcd_buf[4]; in dp_check_link_loss_status()
580 !dp_is_interlane_aligned(dpcd_lane_status_updated)) { in dp_check_link_loss_status()
1429 union lane_align_status_updated dpcd_lane_status_updated = {0}; in perform_post_lt_adj_req_sequence() local
1446 &dpcd_lane_status_updated, in perform_post_lt_adj_req_sequence()
1450 if (dpcd_lane_status_updated.bits. in perform_post_lt_adj_req_sequence()
1459 !dp_is_interlane_aligned(dpcd_lane_status_updated)) in perform_post_lt_adj_req_sequence()