Home
last modified time | relevance | path

Searched refs:dmem_base (Results 1 – 9 of 9) sorted by relevance

/linux-6.15/drivers/gpu/drm/nouveau/nvkm/falcon/
H A Dgm200.c64 gm200_flcn_pio_dmem_rd_init(struct nvkm_falcon *falcon, u8 port, u32 dmem_base) in gm200_flcn_pio_dmem_rd_init() argument
66 nvkm_falcon_wr32(falcon, 0x1c0 + (port * 8), BIT(25) | dmem_base); in gm200_flcn_pio_dmem_rd_init()
82 gm200_flcn_pio_dmem_wr_init(struct nvkm_falcon *falcon, u8 port, bool sec, u32 dmem_base) in gm200_flcn_pio_dmem_wr_init() argument
84 nvkm_falcon_wr32(falcon, 0x1c0 + (port * 8), BIT(24) | dmem_base); in gm200_flcn_pio_dmem_wr_init()
317 DMEM, fw->dmem_base, fw->dmem_size, 0, false); in gm200_flcn_fw_load()
H A Dgp102.c35 gp102_flcn_pio_emem_rd_init(struct nvkm_falcon *falcon, u8 port, u32 dmem_base) in gp102_flcn_pio_emem_rd_init() argument
37 nvkm_falcon_wr32(falcon, 0xac0 + (port * 8), BIT(25) | dmem_base); in gp102_flcn_pio_emem_rd_init()
H A Dga102.c141 DMEM, fw->dmem_base, fw->dmem_size, false); in ga102_flcn_fw_load()
H A Dfw.c273 fw->dmem_base = 0; in nvkm_falcon_fw_ctor_hs()
345 fw->dmem_base = 0; in nvkm_falcon_fw_ctor_hs_v2()
/linux-6.15/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/
H A Dfwsec.c42 u32 dmem_base; member
106 dmemmap = (void *)(dmem + app->v1.dmem_base); in nvkm_gsp_fwsec_patch()
198 fw->dmem_base = desc->DMEMPhysBase; in nvkm_gsp_fwsec_v2()
241 fw->dmem_base = desc->DMEMPhysBase; in nvkm_gsp_fwsec_v3()
H A Dga102.c77 fw->dmem_base = 0; in ga102_gsp_booter_ctor()
H A Dtu102.c67 fw->dmem_base = 0; in tu102_gsp_booter_ctor()
/linux-6.15/drivers/gpu/drm/nouveau/include/nvkm/core/
H A Dfalcon.h124 u32 dmem_base; member
/linux-6.15/drivers/media/pci/intel/ipu6/
H A Dipu6.c270 void __iomem *dmem_base = base + hw_variant->dmem_offset; in ipu6_configure_spc() local
279 writel(IPU6_PKG_DIR_IMR_OFFSET, dmem_base); in ipu6_configure_spc()