Home
last modified time | relevance | path

Searched refs:cycles (Results 1 – 25 of 465) sorted by relevance

12345678910>>...19

/linux-6.15/arch/x86/lib/
H A Ddelay.c63 static void delay_tsc(u64 cycles) in delay_tsc() argument
73 if ((now - bclock) >= cycles) in delay_tsc()
91 cycles -= (now - bclock); in delay_tsc()
105 static void delay_halt_tpause(u64 start, u64 cycles) in delay_halt_tpause() argument
107 u64 until = start + cycles; in delay_halt_tpause()
129 delay = min_t(u64, MWAITX_MAX_WAIT_CYCLES, cycles); in delay_halt_mwaitx()
151 u64 start, end, cycles = __cycles; in delay_halt() local
157 if (!cycles) in delay_halt()
163 delay_halt_fn(start, cycles); in delay_halt()
166 if (cycles <= end - start) in delay_halt()
[all …]
/linux-6.15/tools/perf/dlfilters/
H A Ddlfilter-show-cycles.c19 static __u64 cycles[MAX_CPU][MAX_ENTRY]; variable
30 __u64 cycles[MAX_ENTRY]; member
77 e->cycles[pos] += cnt; in add_entry()
92 cycles[cpu][pos] += sample->cyc_cnt; in filter_event_early()
98 static void print_vals(__u64 cycles, __u64 delta) in print_vals() argument
101 printf("%10llu %10llu ", (unsigned long long)cycles, (unsigned long long)delta); in print_vals()
103 printf("%10llu %10s ", (unsigned long long)cycles, ""); in print_vals()
115 print_vals(cycles[cpu][pos], cycles[cpu][pos] - cycles_rpt[cpu][pos]); in filter_event()
116 cycles_rpt[cpu][pos] = cycles[cpu][pos]; in filter_event()
124 print_vals(e->cycles[pos], e->cycles[pos] - e->cycles_rpt[pos]); in filter_event()
[all …]
/linux-6.15/drivers/memory/
H A Djz4780-nemc.c162 uint32_t smcr, val, cycles; in jz4780_nemc_configure_bank() local
211 val, cycles); in jz4780_nemc_configure_bank()
215 smcr |= cycles << NEMC_SMCR_TAS_SHIFT; in jz4780_nemc_configure_bank()
223 val, cycles); in jz4780_nemc_configure_bank()
227 smcr |= cycles << NEMC_SMCR_TAH_SHIFT; in jz4780_nemc_configure_bank()
233 if (cycles > 31) { in jz4780_nemc_configure_bank()
235 val, cycles); in jz4780_nemc_configure_bank()
245 if (cycles > 31) { in jz4780_nemc_configure_bank()
247 val, cycles); in jz4780_nemc_configure_bank()
257 if (cycles > 63) { in jz4780_nemc_configure_bank()
[all …]
/linux-6.15/drivers/gpu/drm/i915/gt/
H A Dselftest_gt_pm.c56 u32 cycles[5]; in measure_clocks() local
61 cycles[i] = -read_timestamp(engine); in measure_clocks()
66 cycles[i] += read_timestamp(engine); in measure_clocks()
72 sort(cycles, 5, sizeof(*cycles), cmp_u32, NULL); in measure_clocks()
73 *out_cycles = (cycles[1] + 2 * cycles[2] + cycles[3]) / 4; in measure_clocks()
99 u32 cycles; in live_gt_clocks() local
107 measure_clocks(engine, &cycles, &dt); in live_gt_clocks()
109 time = intel_gt_clock_interval_to_ns(engine->gt, cycles); in live_gt_clocks()
113 engine->name, cycles, time, dt, expected, in live_gt_clocks()
123 if (9 * expected < 8 * cycles || 8 * expected > 9 * cycles) { in live_gt_clocks()
/linux-6.15/Documentation/devicetree/bindings/memory-controllers/
H A Dqcom,ebi2-peripheral-props.yaml14 qcom,xmem-recovery-cycles:
25 qcom,xmem-write-hold-cycles:
28 The extra cycles inserted after every write minimum 1. The
35 qcom,xmem-write-delta-cycles:
43 qcom,xmem-read-delta-cycles:
51 qcom,xmem-write-wait-cycles:
54 The number of wait cycles for every write access.
58 qcom,xmem-read-wait-cycles:
61 The number of wait cycles for every read access.
74 qcom,xmem-adv-to-oe-recovery-cycles:
[all …]
H A Dintel,ixp4xx-expansion-peripheral-props.yaml19 description: Address timing, extend address phase with n cycles.
24 description: Setup chip select timing, extend setup phase with n cycles.
29 description: Strobe timing, extend strobe phase with n cycles.
34 description: Hold timing, extend hold phase with n cycles.
39 description: Recovery timing, extend recovery phase with n cycles.
44 description: The type of cycles to use on the expansion bus for this
45 chip select. 0 = Intel cycles, 1 = Motorola cycles, 2 = HPI cycles.
70 description: Enable write cycles.
/linux-6.15/Documentation/devicetree/bindings/memory-controllers/ddr/
H A Djedec,lpddr3.yaml46 of clock cycles.
53 SELF REFRESH) in terms of number of clock cycles.
60 cycles.
79 of clock cycles.
85 Row active time in terms of number of clock cycles.
97 RAS-to-CAS delay in terms of number of clock cycles.
109 READ data latency in terms of number of clock cycles.
134 cycles.
141 of clock cycles.
166 cycles.
[all …]
H A Djedec,lpddr2.yaml53 Active bank a to active bank b in terms of number of clock cycles.
60 Internal WRITE-to-READ command delay in terms of number of clock cycles.
68 cycles. Obtained from device datasheet.
75 cycles. Obtained from device datasheet.
82 of clock cycles. Obtained from device datasheet.
88 Row precharge time (all banks) in terms of number of clock cycles.
95 RAS-to-CAS delay in terms of number of clock cycles. Obtained from
102 WRITE recovery time in terms of number of clock cycles. Obtained from
109 Row active time in terms of number of clock cycles. Obtained from device
117 SELF REFRESH) in terms of number of clock cycles. Obtained from device
[all …]
/linux-6.15/tools/perf/Documentation/
H A Dintel-hybrid.txt45 For example, count the 'cycles' event on core cpus.
47 perf stat -e cpu_core/cycles/
122 6,744,979 cpu_core/cycles/
123 1,965,552 cpu_atom/cycles/
125 The first 'cycles' is core event, the second 'cycles' is atom event.
135 perf stat -e cycles \-- taskset -c 16 ./triad_loop
182 cpu_core/cycles/,
183 cpu_atom/cycles/,
195 perf stat -e cpu_core/cycles/
196 perf stat -e cpu_atom/cycles/
[all …]
H A Dperf-daemon.txt120 [session-cycles]
136 [603350:cycles] perf record -m 10M -e cycles --overwrite --switch-output -a
149 [603350:cycles] perf record -m 10M -e cycles --overwrite --switch-output -a
150 base: /opt/perfdata/session-cycles
151 output: /opt/perfdata/session-cycles/output
153 ack: /opt/perfdata/session-cycles/ack
173 OK cycles
179 # perf daemon signal --session cycles
180 signal 12 sent to session 'cycles [603452]'
182 # tail -2 /opt/perfdata/session-cycles/output
[all …]
H A Dperf.data-directory-format.txt51 Samples for 'cycles' event do not have CPU attribute set. Skipping 'cpu' field.
55 … perf 15316 2060795.480902: 1 cycles: ffffffffa2caa548 native_write_msr+0x8 (vmlinux)
56 … perf 15316 2060795.480906: 1 cycles: ffffffffa2caa548 native_write_msr+0x8 (vmlinux)
57 … perf 15316 2060795.480908: 7 cycles: ffffffffa2caa548 native_write_msr+0x8 (vmlinux)
58 … perf 15316 2060795.480910: 119 cycles: ffffffffa2caa54a native_write_msr+0xa (vmlinux)
59 …perf 15316 2060795.480912: 2109 cycles: ffffffffa2c9b7b0 native_apic_msr_write+0x0 (vmlinux)
60 …perf 15316 2060795.480914: 37606 cycles: ffffffffa2f121fe perf_event_addr_filters_exec+0x2e …
61 …uname 15316 2060795.480924: 588287 cycles: ffffffffa303a56d page_counter_try_charge+0x6d (vml…
62 … uname 15316 2060795.481067: 2261945 cycles: ffffffffa301438f kmem_cache_free+0x4f (vmlinux)
63 …uname 15316 2060795.481643: 2172167 cycles: 7f1a48c393c0 _IO_un_link+0x0 (/lib/x86_64-linu…
/linux-6.15/Documentation/devicetree/bindings/mtd/
H A Dfsmc-nand.txt15 byte 0 TCLR : CLE to RE delay in number of AHB clock cycles, only 4 bits
17 cycles.
19 byte 2 THIZ : number of HCLK clock cycles during which the data bus is
21 Only valid for write transactions. Zero means zero cycles,
22 255 means 255 cycles.
23 byte 3 THOLD : number of HCLK clock cycles to hold the address (and data
25 one cycle, 255 means 256 cycles.
26 byte 4 TWAIT : number of HCLK clock cycles to assert the command to the
28 255 means 256 cycles.
29 byte 5 TSET : number of HCLK clock cycles to assert the address before the
[all …]
/linux-6.15/drivers/net/ethernet/mellanox/mlx4/
H A Den_clock.c44 container_of(tc, struct mlx4_en_dev, cycles); in mlx4_en_read_clock()
139 mdev->cycles.mult = mult; in mlx4_en_phc_adjfine()
208 timecounter_init(&mdev->clock, &mdev->cycles, ns); in mlx4_en_phc_settime()
275 memset(&mdev->cycles, 0, sizeof(mdev->cycles)); in mlx4_en_init_timestamp()
276 mdev->cycles.read = mlx4_en_read_clock; in mlx4_en_init_timestamp()
277 mdev->cycles.mask = CLOCKSOURCE_MASK(48); in mlx4_en_init_timestamp()
278 mdev->cycles.shift = freq_to_shift(dev->caps.hca_core_clock); in mlx4_en_init_timestamp()
279 mdev->cycles.mult = in mlx4_en_init_timestamp()
280 clocksource_khz2mult(1000 * dev->caps.hca_core_clock, mdev->cycles.shift); in mlx4_en_init_timestamp()
281 mdev->nominal_c_mult = mdev->cycles.mult; in mlx4_en_init_timestamp()
[all …]
/linux-6.15/drivers/net/wireless/ath/
H A Dhw.c144 u32 cycles, busy, rx, tx; in ath_hw_cycle_counters_update() local
151 cycles = REG_READ(ah, AR_CCCNT); in ath_hw_cycle_counters_update()
166 common->cc_ani.cycles += cycles; in ath_hw_cycle_counters_update()
171 common->cc_survey.cycles += cycles; in ath_hw_cycle_counters_update()
183 listen_time = (cc->cycles - cc->rx_frame - cc->tx_frame) / in ath_hw_get_listen_time()
/linux-6.15/arch/arm64/lib/
H A Ddelay.c26 void __delay(unsigned long cycles) in __delay() argument
31 u64 end = start + cycles; in __delay()
38 while ((get_cycles() - start) < cycles) in __delay()
44 while ((get_cycles() - start + timer_evt_period) < cycles) in __delay()
48 while ((get_cycles() - start) < cycles) in __delay()
/linux-6.15/drivers/pwm/
H A Dpwm-berlin.c81 u64 cycles; in berlin_pwm_config() local
83 cycles = clk_get_rate(bpc->clk); in berlin_pwm_config()
84 cycles *= period_ns; in berlin_pwm_config()
85 do_div(cycles, NSEC_PER_SEC); in berlin_pwm_config()
87 if (cycles > BERLIN_PWM_MAX_TCNT) { in berlin_pwm_config()
89 cycles >>= 12; // Prescaled by 4096 in berlin_pwm_config()
91 if (cycles > BERLIN_PWM_MAX_TCNT) in berlin_pwm_config()
95 period = cycles; in berlin_pwm_config()
96 cycles *= duty_ns; in berlin_pwm_config()
97 do_div(cycles, period_ns); in berlin_pwm_config()
[all …]
H A Dpwm-xilinx.c35 u64 cycles) in xilinx_timer_tlr_cycles() argument
37 WARN_ON(cycles < 2 || cycles - 2 > priv->max); in xilinx_timer_tlr_cycles()
40 return cycles - 2; in xilinx_timer_tlr_cycles()
41 return priv->max - cycles + 2; in xilinx_timer_tlr_cycles()
47 u64 cycles; in xilinx_timer_get_period() local
50 cycles = tlr + 2; in xilinx_timer_get_period()
52 cycles = (u64)priv->max - tlr + 2; in xilinx_timer_get_period()
55 return DIV64_U64_ROUND_UP(cycles * NSEC_PER_SEC, in xilinx_timer_get_period()
/linux-6.15/Documentation/driver-api/mtd/
H A Dspi-nor.rst83 mode cycles 0
84 dummy cycles 0
87 mode cycles 0
88 dummy cycles 8
91 mode cycles 0
92 dummy cycles 8
95 mode cycles 4
96 dummy cycles 0
99 mode cycles 0
103 mode cycles 2
[all …]
/linux-6.15/tools/perf/util/
H A Dparse-events.l338 cpu-cycles|cycles { return hw_term(yyscanner, PERF_COUNT_HW_CPU_CYCLES); }
339 stalled-cycles-frontend|idle-cycles-frontend { return hw_term(yyscanner, PERF_COUNT_HW_STALLED_CYCL…
340 stalled-cycles-backend|idle-cycles-backend { return hw_term(yyscanner, PERF_COUNT_HW_STALLED_CYCLES…
346 bus-cycles { return hw_term(yyscanner, PERF_COUNT_HW_BUS_CYCLES); }
347 ref-cycles { return hw_term(yyscanner, PERF_COUNT_HW_REF_CPU_CYCLES); }
393 cpu-cycles|cycles { return sym(yyscanner, PERF_TYPE_HARDWARE, PERF_COUNT_HW_CPU_CYCLES); }
394 stalled-cycles-frontend|idle-cycles-frontend { return sym(yyscanner, PERF_TYPE_HARDWARE, PERF_COUNT…
395 stalled-cycles-backend|idle-cycles-backend { return sym(yyscanner, PERF_TYPE_HARDWARE, PERF_COUNT_H…
401 bus-cycles { return sym(yyscanner, PERF_TYPE_HARDWARE, PERF_COUNT_HW_BUS_CYCLES); }
402 ref-cycles { return sym(yyscanner, PERF_TYPE_HARDWARE, PERF_COUNT_HW_REF_CPU_CYCLES); }
H A Dblock-info.c111 bi->cycles = ch->cycles; in init_block_info()
135 u64 cycles = 0; in block_info__process_sym() local
161 cycles += bi->cycles_aggr / bi->num_aggr; in block_info__process_sym()
173 *block_cycles_aggr += cycles; in block_info__process_sym()
244 static void cycles_string(u64 cycles, char *buf, int size) in cycles_string() argument
246 if (cycles >= 1000000) in cycles_string()
248 else if (cycles >= 1000) in cycles_string()
249 scnprintf(buf, size, "%.1fK", (double)cycles / 1000.0); in cycles_string()
251 scnprintf(buf, size, "%1d", cycles); in cycles_string()
455 block_info__process_sym(he, bh, &block_report->cycles, in process_block_report()
[all …]
/linux-6.15/arch/xtensa/include/asm/
H A Ddelay.h40 unsigned long cycles = (usecs * (ccount_freq >> 15)) >> 5; in __udelay() local
43 while (((unsigned long)get_ccount()) - start < cycles) in __udelay()
61 unsigned long cycles = (nsec * (ccount_freq >> 15)) >> 15; in __ndelay() local
62 __delay(cycles); in __ndelay()
/linux-6.15/tools/testing/selftests/kvm/include/riscv/
H A Darch_timer.h22 #define cycles_to_usec(cycles) \ argument
23 ((uint64_t)(cycles) * 1000000 / (timer_freq))
58 static inline void __delay(uint64_t cycles) in __delay() argument
62 while ((timer_get_cycles() - start) < cycles) in __delay()
/linux-6.15/tools/perf/tests/shell/
H A Dstat+shadow_stat.sh13 perf stat -a -e cycles sleep 1 2>&1 | grep -e cpu_core && exit 2
17 perf stat -a --no-big-num -e cycles,instructions sleep 1 2>&1 | \
18 grep -e cycles -e instructions | \
56 perf stat -a -A --no-big-num -e cycles,instructions sleep 1 2>&1 | \
/linux-6.15/tools/virtio/ringtest/
H A Dmain.h21 static inline void wait_cycles(unsigned long long cycles) in wait_cycles() argument
26 while (__rdtsc() - t < cycles) {} in wait_cycles()
33 static inline void wait_cycles(unsigned long long cycles) in wait_cycles() argument
35 asm volatile("0: brctg %0,0b" : : "d" (cycles)); in wait_cycles()
43 static inline void wait_cycles(unsigned long long cycles) in wait_cycles() argument
/linux-6.15/Documentation/arch/m68k/
H A Dbuddha-driver.rst147 497ns Select (7 clock cycles) , IOR/IOW after 172ns (2 clock cycles)
152 639ns Select (9 clock cycles), IOR/IOW after 243ns (3 clock cycles)
155 781ns Select (11 clock cycles), IOR/IOW after 314ns (4 clock cycles)
158 355ns Select (5 clock cycles), IOR/IOW after 101ns (1 clock cycle)
161 355ns Select (5 clock cycles), IOR/IOW after 172ns (2 clock cycles)
164 355ns Select (5 clock cycles), IOR/IOW after 243ns (3 clock cycles)
167 1065ns Select (15 clock cycles), IOR/IOW after 314ns (4 clock cycles)
170 355ns Select, (5 clock cycles), IOR/IOW after 101ns (1 clock cycle)
176 781ns select, IOR/IOW after 4 clock cycles (=314ns) active.
180 system: Sometimes two more clock cycles are inserted by the
[all …]

12345678910>>...19