Home
last modified time | relevance | path

Searched refs:counter_bits (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/arch/mips/kernel/
H A Dperf_event_mipsxx.c93 static int counter_bits; variable
216 u64 mask = CNTR_BIT_MASK(counter_bits); in mipsxx_pmu_read_counter_64()
256 val &= CNTR_BIT_MASK(counter_bits); in mipsxx_pmu_write_counter_64()
2025 counter_bits = 48; in init_hw_perf_events()
2030 counter_bits = 64; in init_hw_perf_events()
2038 counter_bits = 32; in init_hw_perf_events()
2049 "CPU, irq %d%s\n", mipspmu.name, counters, counter_bits, irq, in init_hw_perf_events()
/linux-6.15/drivers/perf/hisilicon/
H A Dhisi_uncore_pmu.h134 int counter_bits; member
H A Dhisi_uncore_ddrc_pmu.c443 ddrc_pmu->counter_bits = 48; in hisi_ddrc_pmu_dev_probe()
448 ddrc_pmu->counter_bits = 32; in hisi_ddrc_pmu_dev_probe()
H A Dhisi_uncore_hha_pmu.c455 hha_pmu->counter_bits = 64; in hisi_hha_pmu_dev_probe()
460 hha_pmu->counter_bits = 48; in hisi_hha_pmu_dev_probe()
H A Dhisi_uncore_pmu.c306 u64 val = BIT_ULL(hisi_pmu->counter_bits - 1); in hisi_uncore_pmu_set_event_period()
330 HISI_MAX_PERIOD(hisi_pmu->counter_bits); in hisi_uncore_pmu_event_update()
H A Dhisi_uncore_l3c_pmu.c491 l3c_pmu->counter_bits = 64; in hisi_l3c_pmu_dev_probe()
495 l3c_pmu->counter_bits = 48; in hisi_l3c_pmu_dev_probe()
H A Dhisi_uncore_cpa_pmu.c264 cpa_pmu->counter_bits = CPA_COUNTER_BITS; in hisi_cpa_pmu_dev_probe()
H A Dhisi_uncore_sllc_pmu.c388 sllc_pmu->counter_bits = 64; in hisi_sllc_pmu_dev_probe()
H A Dhisi_uncore_pa_pmu.c444 pa_pmu->counter_bits = 64; in hisi_pa_pmu_dev_probe()
H A Dhisi_uncore_uc_pmu.c482 uc_pmu->counter_bits = HISI_UC_CNTR_REG_BITS; in hisi_uc_pmu_dev_probe()