Home
last modified time | relevance | path

Searched refs:bw_state (Results 1 – 5 of 5) sorted by relevance

/linux-6.15/drivers/gpu/drm/i915/display/
H A Dintel_bw.c856 return to_intel_bw_state(bw_state); in intel_atomic_get_old_bw_state()
867 return to_intel_bw_state(bw_state); in intel_atomic_get_new_bw_state()
877 if (IS_ERR(bw_state)) in intel_atomic_get_bw_state()
878 return ERR_CAST(bw_state); in intel_atomic_get_bw_state()
952 bw_state->qgv_points_mask); in icl_force_disable_sagv()
1425 bw_state->data_rate[crtc->pipe] = in intel_bw_crtc_update()
1429 bw_state->force_check_qgv = true; in intel_bw_crtc_update()
1439 struct intel_bw_state *bw_state = in intel_bw_update_hw_state() local
1446 bw_state->active_pipes = 0; in intel_bw_update_hw_state()
1464 struct intel_bw_state *bw_state = in intel_bw_crtc_disable_noatomic() local
[all …]
H A Dintel_bw.h83 const struct intel_bw_state *bw_state);
H A Dskl_watermark.h31 const struct intel_bw_state *bw_state);
H A Dintel_cdclk.c2814 const struct intel_bw_state *bw_state; in intel_compute_min_cdclk() local
2837 bw_state = intel_atomic_get_new_bw_state(state); in intel_compute_min_cdclk()
2838 if (bw_state) { in intel_compute_min_cdclk()
2839 min_cdclk = intel_bw_min_cdclk(dev_priv, bw_state); in intel_compute_min_cdclk()
H A Dskl_watermark.c441 const struct intel_bw_state *bw_state) in intel_can_enable_sagv() argument
444 bw_state->active_pipes && !is_power_of_2(bw_state->active_pipes)) in intel_can_enable_sagv()
447 return bw_state->pipe_sagv_reject == 0; in intel_can_enable_sagv()