| /linux-6.15/drivers/gpu/drm/amd/display/dc/dsc/ |
| H A D | dc_dsc.c | 638 struct fixed31_32 bpp_x16; in compute_bpp_x16_from_target_bandwidth() local
645 bpp_x16 = dc_fixpt_mul_int(effective_bandwidth_in_kbps, 10); in compute_bpp_x16_from_target_bandwidth()
646 bpp_x16 = dc_fixpt_div_int(bpp_x16, timing->pix_clk_100hz); in compute_bpp_x16_from_target_bandwidth()
647 bpp_x16 = dc_fixpt_from_int(dc_fixpt_floor(dc_fixpt_mul_int(bpp_x16, bpp_increment_div))); in compute_bpp_x16_from_target_bandwidth()
648 bpp_x16 = dc_fixpt_div_int(bpp_x16, bpp_increment_div); in compute_bpp_x16_from_target_bandwidth()
649 bpp_x16 = dc_fixpt_mul_int(bpp_x16, 16); in compute_bpp_x16_from_target_bandwidth()
650 return dc_fixpt_floor(bpp_x16); in compute_bpp_x16_from_target_bandwidth()
1175 uint32_t bpp_x16, uint32_t num_slices_h, bool is_dp) in dc_dsc_stream_bandwidth_in_kbps() argument
1183 bpp = dc_fixpt_from_fraction(bpp_x16, 16); in dc_dsc_stream_bandwidth_in_kbps()
|
| /linux-6.15/drivers/gpu/drm/i915/display/ |
| H A D | intel_dp_mst.c | 143 bool ssc, int dsc_slice_count, int bpp_x16) in intel_dp_mst_bw_overhead() argument
160 bpp_x16, in intel_dp_mst_bw_overhead()
172 int bpp_x16, in intel_dp_mst_compute_m_n() argument
214 int bpp_x16) in intel_dp_mst_compute_min_hblank() argument
246 int bpp_x16, slots = -EINVAL; in intel_dp_mtp_tu_compute_config() local
290 for (bpp_x16 = max_bpp_x16; bpp_x16 >= min_bpp_x16; bpp_x16 -= bpp_step_x16) { in intel_dp_mtp_tu_compute_config()
296 link_bpp_x16 = dsc ? bpp_x16 : in intel_dp_mtp_tu_compute_config()
298 fxp_q4_to_int(bpp_x16))); in intel_dp_mtp_tu_compute_config()
393 crtc_state->pipe_bpp = fxp_q4_to_int(bpp_x16); in intel_dp_mtp_tu_compute_config()
395 crtc_state->dsc.compressed_bpp_x16 = bpp_x16; in intel_dp_mtp_tu_compute_config()
[all …]
|
| H A D | intel_dp.h | 118 int intel_dp_effective_data_rate(int pixel_clock, int bpp_x16,
|
| H A D | intel_dp.c | 455 int intel_dp_effective_data_rate(int pixel_clock, int bpp_x16, in intel_dp_effective_data_rate() argument
458 return DIV_ROUND_UP_ULL(mul_u32_u32(pixel_clock * bpp_x16, bw_overhead), in intel_dp_effective_data_rate()
2120 if (intel_dp->force_dsc_fractional_bpp_en && !fxp_q4_to_frac(bpp_x16)) in intel_dp_dsc_valid_bpp()
2126 if (fxp_q4_to_frac(bpp_x16)) in intel_dp_dsc_valid_bpp()
2130 if (fxp_q4_to_int(bpp_x16) == valid_dsc_bpp[i]) in intel_dp_dsc_valid_bpp()
2157 int bpp_x16; in dsc_compute_compressed_bpp() local
2177 for (bpp_x16 = max_bpp_x16; bpp_x16 >= min_bpp_x16; bpp_x16 -= bpp_step_x16) { in dsc_compute_compressed_bpp()
2178 if (!intel_dp_dsc_valid_bpp(intel_dp, bpp_x16)) in dsc_compute_compressed_bpp()
2185 bpp_x16, in dsc_compute_compressed_bpp()
2188 pipe_config->dsc.compressed_bpp_x16 = bpp_x16; in dsc_compute_compressed_bpp()
[all …]
|
| /linux-6.15/drivers/gpu/drm/amd/display/amdgpu_dm/ |
| H A D | amdgpu_dm_mst_types.h | 78 int bpp_x16; member
|
| H A D | amdgpu_dm_mst_types.c | 898 params[i].timing->dsc_cfg.bits_per_pixel = vars[i + k].bpp_x16; in set_dsc_configs_from_fairness_vars()
1014 vars[next_index].bpp_x16 = bpp_x16_from_pbn(params[next_index], vars[next_index].pbn); in increase_dsc_bpp()
1035 vars[next_index].bpp_x16 = params[next_index].bw_range.max_target_bpp_x16; in increase_dsc_bpp()
1072 && vars[i + k].bpp_x16 == params[i].bw_range.max_target_bpp_x16 in try_disable_dsc()
1116 vars[next_index].bpp_x16 = 0; in try_disable_dsc()
1143 i, vars[i + k].dsc_enabled, vars[i + k].bpp_x16, vars[i + k].pbn); in log_dsc_params()
1243 vars[i + k].bpp_x16 = 0; in compute_mst_dsc_configs_for_link()
1265 vars[i + k].bpp_x16 = params[i].bw_range.min_target_bpp_x16; in compute_mst_dsc_configs_for_link()
1273 vars[i + k].bpp_x16 = 0; in compute_mst_dsc_configs_for_link()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/ |
| H A D | dc_dsc.h | 90 uint32_t bpp_x16, uint32_t num_slices_h, bool is_dp);
|
| /linux-6.15/drivers/gpu/drm/display/ |
| H A D | drm_dp_helper.c | 4388 static int drm_dp_link_symbol_cycles(int lane_count, int pixels, int bpp_x16, in drm_dp_link_symbol_cycles() argument
4391 int cycles = DIV_ROUND_UP(pixels * bpp_x16, 16 * symbol_size * lane_count); in drm_dp_link_symbol_cycles()
4398 int bpp_x16, int symbol_size, bool is_mst) in drm_dp_link_dsc_symbol_cycles() argument
4402 bpp_x16, symbol_size, is_mst); in drm_dp_link_dsc_symbol_cycles()
4435 int bpp_x16, unsigned long flags) in drm_dp_bw_overhead() argument
4442 if (lane_count == 0 || hactive == 0 || bpp_x16 == 0) { in drm_dp_bw_overhead()
4445 FXP_Q4_ARGS(bpp_x16)); in drm_dp_bw_overhead()
4484 bpp_x16, symbol_size, in drm_dp_bw_overhead()
4488 bpp_x16, symbol_size, in drm_dp_bw_overhead()
4493 hactive * bpp_x16); in drm_dp_bw_overhead()
|
| /linux-6.15/include/drm/display/ |
| H A D | drm_dp_helper.h | 879 int bpp_x16, unsigned long flags);
|