Home
last modified time | relevance | path

Searched refs:_ULCAST_ (Results 1 – 9 of 9) sorted by relevance

/linux-6.15/arch/loongarch/include/asm/
H A Dloongarch.h406 #define CSR_STLBPGSIZE_PS (_ULCAST_(0x3f))
410 #define CSR_RVACFG_RDVA (_ULCAST_(0xf))
415 #define CSR_CPUID_COREID _ULCAST_(0x1ff)
425 #define CSR_CONF1_KSNUM _ULCAST_(0xf)
478 #define CSR_TCFG_EN (_ULCAST_(0x1))
559 #define CSR_GINTC_VIP (_ULCAST_(0xff))
1363 #define ENTRYLO_V (_ULCAST_(1) << 0)
1364 #define ENTRYLO_D (_ULCAST_(1) << 1)
1369 #define ENTRYLO_G (_ULCAST_(1) << 6)
1370 #define ENTRYLO_NR (_ULCAST_(1) << 61)
[all …]
H A Dpgtable-bits.h32 #define _PAGE_PRESENT (_ULCAST_(1) << _PAGE_PRESENT_SHIFT)
34 #define _PAGE_WRITE (_ULCAST_(1) << _PAGE_WRITE_SHIFT)
39 #define _PAGE_DEVMAP (_ULCAST_(1) << _PAGE_DEVMAP_SHIFT)
45 #define _PAGE_VALID (_ULCAST_(1) << _PAGE_VALID_SHIFT)
46 #define _PAGE_DIRTY (_ULCAST_(1) << _PAGE_DIRTY_SHIFT)
47 #define _PAGE_PLV (_ULCAST_(3) << _PAGE_PLV_SHIFT)
48 #define _PAGE_GLOBAL (_ULCAST_(1) << _PAGE_GLOBAL_SHIFT)
49 #define _PAGE_HUGE (_ULCAST_(1) << _PAGE_HUGE_SHIFT)
53 #define _PAGE_RPLV (_ULCAST_(1) << _PAGE_RPLV_SHIFT)
54 #define _CACHE_MASK (_ULCAST_(3) << _CACHE_SHIFT)
[all …]
H A Dkvm_vcpu.h13 #define CPU_SIP0 (_ULCAST_(1))
14 #define CPU_SIP1 (_ULCAST_(1) << 1)
15 #define CPU_PMU (_ULCAST_(1) << 10)
17 #define CPU_IPI (_ULCAST_(1) << 12)
20 #define CPU_IP0 (_ULCAST_(1))
21 #define CPU_IP1 (_ULCAST_(1) << 1)
22 #define CPU_IP2 (_ULCAST_(1) << 2)
23 #define CPU_IP3 (_ULCAST_(1) << 3)
24 #define CPU_IP4 (_ULCAST_(1) << 4)
25 #define CPU_IP5 (_ULCAST_(1) << 5)
[all …]
H A Dtypes.h12 #define _ULCAST_
15 #define _ULCAST_ (unsigned long) macro
H A Dnuma.h17 #define nid_to_addrbase(nid) (_ULCAST_(nid) << NODE_ADDRSPACE_SHIFT)
/linux-6.15/arch/mips/include/asm/
H A Dmipsregs.h36 #define _ULCAST_
39 #define _ULCAST_ (unsigned long) macro
396 #define IE_SW0 (_ULCAST_(1) << 8)
397 #define IE_SW1 (_ULCAST_(1) << 9)
408 #define C_SW0 (_ULCAST_(1) << 8)
409 #define C_SW1 (_ULCAST_(1) << 9)
410 #define C_IRQ0 (_ULCAST_(1) << 10)
411 #define C_IRQ1 (_ULCAST_(1) << 11)
412 #define C_IRQ2 (_ULCAST_(1) << 12)
413 #define C_IRQ3 (_ULCAST_(1) << 13)
[all …]
H A Dmsa.h234 #define MSA_IR_REVF (_ULCAST_(0xff) << MSA_IR_REVB)
236 #define MSA_IR_PROCF (_ULCAST_(0xff) << MSA_IR_PROCB)
238 #define MSA_IR_WRPF (_ULCAST_(0x1) << MSA_IR_WRPB)
242 #define MSA_CSR_RMF (_ULCAST_(0x3) << MSA_CSR_RMB)
248 #define MSA_CSR_FLAGSF (_ULCAST_(0x1f) << MSA_CSR_FLAGSB)
250 #define MSA_CSR_FLAGS_IF (_ULCAST_(0x1) << MSA_CSR_FLAGS_IB)
252 #define MSA_CSR_FLAGS_UF (_ULCAST_(0x1) << MSA_CSR_FLAGS_UB)
254 #define MSA_CSR_FLAGS_OF (_ULCAST_(0x1) << MSA_CSR_FLAGS_OB)
272 #define MSA_CSR_CAUSEF (_ULCAST_(0x3f) << MSA_CSR_CAUSEB)
286 #define MSA_CSR_NXF (_ULCAST_(0x1) << MSA_CSR_NXB)
[all …]
H A Dmipsmtregs.h74 #define MVPCONTROL_EVP (_ULCAST_(1))
85 #define MVPCONF0_PTC ( _ULCAST_(0xff))
95 #define MVPCONF0_M (_ULCAST_(0x1) << MVPCONF0_M_SHIFT)
100 #define CONFIG3_MT (_ULCAST_(1) << CONFIG3_MT_SHIFT)
104 #define VPECONTROL_TARGTC (_ULCAST_(0xff))
141 #define TCSTATUS_TASID (_ULCAST_(0xff))
147 #define TCSTATUS_A (_ULCAST_(1) << TCSTATUS_A_SHIFT)
149 #define TCSTATUS_DA (_ULCAST_(1) << TCSTATUS_DA_SHIFT)
151 #define TCSTATUS_DT (_ULCAST_(1) << TCSTATUS_DT_SHIFT)
170 #define TCBIND_CURVPE (_ULCAST_(0xf))
[all …]
/linux-6.15/arch/mips/kvm/
H A Dinterrupt.h32 #define C_TI (_ULCAST_(1) << 30)