Home
last modified time | relevance | path

Searched refs:VMID (Results 1 – 25 of 44) sorted by relevance

12

/linux-6.15/drivers/gpu/drm/amd/display/dc/hubp/dcn21/
H A Ddcn21_hubp.h91 HUBP_SF(HUBPREQ0_VMID_SETTINGS_0, VMID, mask_sh),\
/linux-6.15/drivers/gpu/drm/amd/display/dc/hubp/dcn20/
H A Ddcn20_hubp.h116 HUBP_SF(HUBPREQ0_VMID_SETTINGS_0, VMID, mask_sh)
204 type VMID
/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v7.c51 uint32_t value = PIPEID(pipe) | MEID(mec) | VMID(vmid) | QUEUEID(queue); in lock_srbm()
561 return REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS, VMID); in read_vmid_from_vmfault_reg()
H A Dvid.h72 #define VMID(x) ((x) << 4) macro
H A Dcikd.h68 #define VMID(x) ((x) << 4) macro
H A Dgfx_v11_0.c2434 tmp = REG_SET_FIELD(tmp, CP_ME_IC_BASE_CNTL, VMID, 0); in gfx_v11_0_config_me_cache()
2478 tmp = REG_SET_FIELD(tmp, CP_PFP_IC_BASE_CNTL, VMID, 0); in gfx_v11_0_config_pfp_cache()
2553 tmp = REG_SET_FIELD(tmp, CP_PFP_IC_BASE_CNTL, VMID, 0); in gfx_v11_0_config_pfp_cache_rs64()
2675 tmp = REG_SET_FIELD(tmp, CP_ME_IC_BASE_CNTL, VMID, 0); in gfx_v11_0_config_me_cache_rs64()
2793 tmp = REG_SET_FIELD(tmp, CP_CPC_IC_BASE_CNTL, VMID, 0); in gfx_v11_0_config_mec_cache_rs64()
2799 tmp = REG_SET_FIELD(tmp, CP_MEC_DC_BASE_CNTL, VMID, 0); in gfx_v11_0_config_mec_cache_rs64()
3164 tmp = REG_SET_FIELD(tmp, CP_PFP_IC_BASE_CNTL, VMID, 0); in gfx_v11_0_cp_gfx_load_pfp_microcode_rs64()
3382 tmp = REG_SET_FIELD(tmp, CP_ME_IC_BASE_CNTL, VMID, 0); in gfx_v11_0_cp_gfx_load_me_microcode_rs64()
4022 tmp = REG_SET_FIELD(tmp, CP_GFX_MQD_CONTROL, VMID, 0); in gfx_v11_0_gfx_mqd_init()
4029 tmp = REG_SET_FIELD(tmp, CP_GFX_HQD_VMID, VMID, 0); in gfx_v11_0_gfx_mqd_init()
[all …]
H A Damdgpu_amdkfd_gfx_v10.c907 VMID, in kgd_gfx_v10_set_address_watch()
921 VMID, in kgd_gfx_v10_set_address_watch()
H A Dsoc24.c107 grbm_gfx_cntl = REG_SET_FIELD(grbm_gfx_cntl, GRBM_GFX_CNTL, VMID, vmid); in soc24_grbm_select()
H A Dmes_v11_0.c1119 tmp = REG_SET_FIELD(tmp, CP_MQD_CONTROL, VMID, 0); in mes_v11_0_mqd_init()
1195 data = REG_SET_FIELD(data, CP_HQD_VMID, VMID, 0); in mes_v11_0_queue_init_register()
1210 data = REG_SET_FIELD(data, CP_MQD_CONTROL, VMID, 0); in mes_v11_0_queue_init_register()
H A Dumsch_mm_v4_0.c84 data = REG_SET_FIELD(data, VCN_MES_IC_BASE_CNTL, VMID, 0); in umsch_mm_v4_0_load_microcode()
H A Damdgpu_amdkfd_gfx_v8.c45 uint32_t value = PIPEID(pipe) | MEID(mec) | VMID(vmid) | QUEUEID(queue); in lock_srbm()
H A Dgmc_v7_0.c770 u32 vmid = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS, VMID); in gmc_v7_0_vm_decode_fault()
1296 VMID); in gmc_v7_0_process_interrupt()
H A Dgfx_v12_0.c2335 tmp = REG_SET_FIELD(tmp, CP_PFP_IC_BASE_CNTL, VMID, 0); in gfx_v12_0_cp_gfx_load_pfp_microcode_rs64()
2389 tmp = REG_SET_FIELD(tmp, CP_GFX_RS64_DC_BASE_CNTL, VMID, 0); in gfx_v12_0_cp_gfx_load_pfp_microcode_rs64()
2479 tmp = REG_SET_FIELD(tmp, CP_ME_IC_BASE_CNTL, VMID, 0); in gfx_v12_0_cp_gfx_load_me_microcode_rs64()
2534 tmp = REG_SET_FIELD(tmp, CP_GFX_RS64_DC_BASE_CNTL, VMID, 0); in gfx_v12_0_cp_gfx_load_me_microcode_rs64()
2789 tmp = REG_SET_FIELD(tmp, CP_CPC_IC_BASE_CNTL, VMID, 0); in gfx_v12_0_cp_compute_load_microcode_rs64()
2795 tmp = REG_SET_FIELD(tmp, CP_MEC_DC_BASE_CNTL, VMID, 0); in gfx_v12_0_cp_compute_load_microcode_rs64()
2906 tmp = REG_SET_FIELD(tmp, CP_GFX_MQD_CONTROL, VMID, 0); in gfx_v12_0_gfx_mqd_init()
2913 tmp = REG_SET_FIELD(tmp, CP_GFX_HQD_VMID, VMID, 0); in gfx_v12_0_gfx_mqd_init()
3076 tmp = REG_SET_FIELD(tmp, CP_MQD_CONTROL, VMID, 0); in gfx_v12_0_compute_mqd_init()
H A Dmes_v12_0.c1203 tmp = REG_SET_FIELD(tmp, CP_MQD_CONTROL, VMID, 0); in mes_v12_0_mqd_init()
1286 data = REG_SET_FIELD(data, CP_HQD_VMID, VMID, 0); in mes_v12_0_queue_init_register()
1301 data = REG_SET_FIELD(data, CP_MQD_CONTROL, VMID, 0); in mes_v12_0_queue_init_register()
H A Dgmc_v8_0.c1002 u32 vmid = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS, VMID); in gmc_v8_0_vm_decode_fault()
1477 VMID); in gmc_v8_0_process_interrupt()
/linux-6.15/Documentation/trace/coresight/
H A Dcoresight-etm4x-reference.rst461 Automatically clears masked bytes to 0 in VMID value registers.
466 Where mN represents a byte mask value for VMID comparator N.
468 VMID comparators.
475 Number of VMID comparators
H A Dcoresight-cpu-debug.rst188 …esight-cpu-debug 850000.debug: EDVIDSR: 90000000 (State:Non-secure Mode:EL1/0 Width:64bits VMID:0)
193 …esight-cpu-debug 852000.debug: EDVIDSR: 90000000 (State:Non-secure Mode:EL1/0 Width:64bits VMID:0)
/linux-6.15/Documentation/devicetree/bindings/sound/
H A Dnuvoton,nau8821.yaml66 description: VMID Tie-off impedance select.
/linux-6.15/drivers/gpu/drm/radeon/
H A Dcik_sdma.c961 radeon_ring_write(ring, VMID(vm_id)); in cik_dma_vm_flush()
981 radeon_ring_write(ring, VMID(0)); in cik_dma_vm_flush()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hubp/dcn31/
H A Ddcn31_hubp.h224 HUBP_SF(HUBPREQ0_VMID_SETTINGS_0, VMID, mask_sh),\
/linux-6.15/drivers/gpu/drm/amd/display/dc/hubp/dcn30/
H A Ddcn30_hubp.h239 HUBP_SF(HUBPREQ0_VMID_SETTINGS_0, VMID, mask_sh),\
H A Ddcn30_hubp.c82 VMID, address->vmid); in hubp3_program_surface_flip_and_addr()
/linux-6.15/drivers/gpu/drm/amd/display/dc/hubp/dcn401/
H A Ddcn401_hubp.h211 HUBP_SF(HUBPREQ0_VMID_SETTINGS_0, VMID, mask_sh),\
/linux-6.15/Documentation/ABI/testing/
H A Dsysfs-bus-coresight-devices-etm4x55 Description: (Read) Indicates the number of VMID comparators that are available
449 VMID, context ID and instruction address in the trace unit
/linux-6.15/drivers/gpu/drm/amd/pm/powerplay/smumgr/
H A Dsmu8_smumgr.c200 tmp = PHM_SET_FIELD(tmp, CP_CPC_IC_BASE_CNTL, VMID, 0); in smu8_load_mec_firmware()

12