Home
last modified time | relevance | path

Searched refs:U2 (Results 1 – 25 of 28) sorted by relevance

12

/linux-6.15/Documentation/devicetree/bindings/phy/
H A Dmediatek,xsphy.yaml57 if only U2 ports provided, shouldn't use the property.
113 The value of slew rate calibrate (U2 phy)
120 The selection of VRT reference voltage (U2 phy)
127 The selection of HS_TX TERM reference voltage (U2 phy)
134 The selection of Internal Resistor (U2/U3 phy)
H A Dmediatek,tphy.yaml181 - description: internal R efuse for U2 PHY or U3/PCIe PHY
186 Available only for U2 PHY or U3/PCIe PHY of version 2/3, these
200 The value of slew rate calibrate (U2 phy)
207 The selection of VRT reference voltage (U2 phy)
214 The selection of HS_TX TERM reference voltage (U2 phy)
221 The selection of internal resistor (U2 phy)
228 The selection of disconnect threshold (U2 phy)
238 8.3% etc. (U2 phy)
/linux-6.15/arch/arm64/boot/dts/amlogic/
H A Dmeson-g12a-u200.dts27 sound-name-prefix = "10U2";
236 "10U2 INL", "ACODEC LOLP",
237 "10U2 INR", "ACODEC LORP",
238 "Lineout", "10U2 OUTL",
239 "Lineout", "10U2 OUTR";
H A Dmeson-libretech-cottonwood.dtsi35 sound-name-prefix = "10U2";
/linux-6.15/arch/arm/boot/dts/st/
H A Dstm32mp15xx-dhcor-io1v8.dtsi9 /* Enpirion EP3A8LQI U2 on the DHCOR */
/linux-6.15/drivers/parisc/
H A DKconfig24 bool "U2/Uturn I/O MMU"
29 U2/Uturn chip in "Virtual Mode" and use the I/O MMU.
/linux-6.15/Documentation/ABI/testing/
H A Dsysfs-bus-usb-lvstest24 Set "U2 timeout" for the downstream port where Link Layer
H A Dsysfs-bus-usb115 and U2 exit latencies have been set in the BOS descriptor; if
121 or not USB3 hardware LPM U1 or U2 is enabled for the device.
/linux-6.15/arch/arm/boot/dts/ti/omap/
H A Dam335x-boneblue.dts176 AM33XX_PADCONF(AM335X_PIN_LCD_DATA9, PIN_INPUT_PULLUP, MUX_MODE4) /* (U2) lcd_data9.uart5_rxd */
531 "UART5_RX", /* U2 */
/linux-6.15/arch/arm/boot/dts/marvell/
H A Ddove-cm-a510.dtsi66 * U2: 2 dual-role USB2.0 ports
/linux-6.15/Documentation/admin-guide/media/
H A Dem28xx-cardlist.rst270 - Kaiomy TVnPC U2
/linux-6.15/Documentation/devicetree/bindings/usb/
H A Dsnps,dwc3-common.yaml104 description: Set if we enable P3 OK for U2/SS Inactive quirk
165 description: Set if link entering into U2 needs to be disabled
/linux-6.15/Documentation/scsi/
H A Daic7xxx.rst110 AHA-2940U2 OEM aic7891 PCI/64
115 AHA-2930U2 aic7890 PCI/32 LVD-HD68F SE-HD50F
/linux-6.15/drivers/pinctrl/aspeed/
H A Dpinctrl-aspeed-g5.c714 #define U2 91 macro
716 SIG_EXPR_LIST_DECL_SINGLE(U2, VPIHS, VPI24, VPI_24_RSVD_DESC, U2_DESC, COND2);
717 SIG_EXPR_LIST_DECL_SINGLE(U2, NRI1, NRI1, U2_DESC, COND2);
718 PIN_DECL_2(U2, GPIOL3, VPIHS, NRI1);
719 FUNC_GROUP_DECL(NRI1, U2);
929 FUNC_GROUP_DECL(VPI24, T1, U2, P4, P3, Y1, AB2, AA1, Y2, AA2, P5, R5, T5, V3,
2098 ASPEED_PINCTRL_PIN(U2),
H A Dpinctrl-aspeed-g4.c630 #define U2 77 macro
631 SSSF_PIN_DECL(U2, GPIOJ5, VGAVS, SIG_DESC_SET(SCU84, 13));
2094 ASPEED_PINCTRL_PIN(U2),
/linux-6.15/arch/arm/boot/dts/samsung/
H A Dexynos4412-odroid-common.dtsi3 * Common definition for Hardkernel's Exynos4412 based ODROID-X/X2/U2/U3 boards
/linux-6.15/arch/arm64/boot/dts/marvell/
H A Dcn9132-clearfog.dts135 /* This bus is also routed to STM32 BMC Microcontroller (U2) */
/linux-6.15/arch/arm64/boot/dts/rockchip/
H A Drk3568-wolfvision-pf5.dts498 * ("usb: dwc3: gadget: Add support for disabling U1 and U2 entries").
/linux-6.15/arch/arm64/boot/dts/ti/
H A Dk3-am642-phyboard-electra-rdk.dts217 AM64X_IOPAD(0x0168, PIN_INPUT, 2) /* (U2) PRG0_PRU0_GPO2.PRG0_RGMII1_RD2 */
H A Dk3-am654-base-board.dts183 AM65X_WKUP_IOPAD(0x0008, PIN_INPUT, 0) /* (U2) MCU_OSPI0_DQS */
H A Dk3-am65-iot2050-common.dtsi234 /* (U2) MCU_OSPI0_DQS */
H A Dk3-j721e-common-proc-board.dts269 J721E_IOPAD(0x230, PIN_INPUT, 7) /* (U2) ECAP0_IN_APWM_OUT.GPIO1_11 */
H A Dk3-am642-tqma64xxl-mbax4xxl.dts647 /* (U2) PRG0_PRU0_GPO2.GPIO1_2 */
/linux-6.15/Documentation/driver-api/usb/
H A Dpower-management.rst530 lower power state(L1 for usb2.0 devices, or U1/U2 for usb3.0 devices),
554 and U2 exit latencies have been set in the BOS
559 indicating whether or not USB3 hardware LPM U1 or U2
H A Ddwc3.rst211 ``U2``, ``U3``, ``SS.Disabled``, ``RX.Detect``, ``SS.Inactive``,

12