Home
last modified time | relevance | path

Searched refs:TXC (Results 1 – 19 of 19) sorted by relevance

/linux-6.15/drivers/net/wireless/mediatek/mt76/mt76x0/
H A Dinitvals_init.h110 { MT_BBP(TXC, 0), 0x00280403 },
111 { MT_BBP(TXC, 1), 0x00000000 },
/linux-6.15/Documentation/devicetree/bindings/net/
H A Dmediatek,star-emac.yaml55 PHYs, is connected to RXC pin. Otherwise, is connected to TXC pin.
65 If present, indicates that clock on TXC pad will be inversed.
H A Dmediatek-dwmac.yaml106 PHYs, is connected to RXC pin. Otherwise, is connected to TXC pin.
112 outputs to TXC pin only.
121 3. the reference clock, which outputs to TXC pin will be inversed in RMII case
H A Dfsl,fec.yaml104 RGMII TXC clock or RMII reference clock. It depends on board design,
105 the clock is required if RGMII TXC and RMII reference clock source from
H A Dxlnx,axi-ethernet.yaml98 - description: AXI4-Stream clock for TXD RXD TXC and RXS interfaces.
H A Drenesas,etheravb.yaml302 - description: Optional TXC reference clock
H A Dmicrel-ksz90x1.txt50 - txc-skew-ps : Skew control of TXC pad
/linux-6.15/arch/arm/boot/dts/gemini/
H A Dgemini-nas4220b.dts122 pins = "U8 GMAC0 TXC";
126 pins = "V11 GMAC1 TXC";
H A Dgemini-sq201.dts197 pins = "U8 GMAC0 TXC";
213 pins = "V11 GMAC1 TXC";
H A Dgemini-sl93512r.dts189 pins = "P10 GMAC1 TXC";
205 pins = "V7 GMAC0 TXC";
H A Dgemini-dlink-dns-313.dts255 pins = "V7 GMAC0 TXC", "P10 GMAC1 TXC";
H A Dgemini-dlink-dir-685.dts404 "U8 GMAC0 TXC", "V11 GMAC1 TXC",
/linux-6.15/arch/arm64/boot/dts/freescale/
H A Dimx8qm-apalis.dtsi18 * doesn't support setting internal PHY delay for TXC line for
/linux-6.15/drivers/net/ethernet/renesas/
H A Drtsn.h461 TXC = 0x4000, enumerator
H A Drtsn.c1090 desc->info_ds |= cpu_to_le16(TXC); in rtsn_start_xmit()
/linux-6.15/drivers/iio/light/
H A DKconfig513 tristate "TXC PA12203001 light and proximity sensor"
517 If you say yes here you get support for the TXC PA12203001
/linux-6.15/Documentation/networking/
H A Doa-tc6-framework.rst339 TXC (Bit 5..1) - Transmit Credits. This field contains the minimum number
H A Dphy.rst75 between the clock line (RXC or TXC) and the data lines to let the PHY (clock
/linux-6.15/drivers/net/ethernet/sun/
H A Dniu.h21 #define TXC 0x700000UL macro