Home
last modified time | relevance | path

Searched refs:TMR (Results 1 – 11 of 11) sorted by relevance

/linux-6.15/Documentation/devicetree/bindings/misc/
H A Dxlnx,tmr-manager.yaml7 title: Xilinx Triple Modular Redundancy(TMR) Manager IP
13 The Triple Modular Redundancy(TMR) Manager is responsible for handling the
14 TMR subsystem state, including fault detection and error recovery. The core
15 is triplicated in each of the sub-blocks in the TMR subsystem, and provides
H A Dxlnx,tmr-inject.yaml7 title: Xilinx Triple Modular Redundancy(TMR) Inject IP
13 The Triple Modular Redundancy(TMR) Inject core provides functional fault
15 possibility to verify that the TMR subsystem error detection and fault
/linux-6.15/drivers/accel/habanalabs/include/gaudi/
H A Dgaudi_fw_if.h31 TMR, enumerator
/linux-6.15/Documentation/devicetree/bindings/timer/
H A Dnvidia,tegra186-timer.yaml15 reference generated by USEC, TSC or either clk_m or OSC. Each TMR can be
H A Dnvidia,tegra-timer.yaml71 (TMR10-TMR13). Each TMR can be programmed to generate one-shot, periodic,
/linux-6.15/drivers/misc/
H A DKconfig543 tristate "Select TMR Manager"
546 This option enables the driver developed for TMR Manager.
547 The Triple Modular Redundancy(TMR) manager provides support for
553 tristate "Select TMR Inject"
556 This option enables the driver developed for TMR Inject.
557 The Triple Modular Redundancy(TMR) Inject provides
/linux-6.15/drivers/atm/
H A Dnicstar.h442 TMR = 0x38, /* Timer R */ enumerator
/linux-6.15/arch/x86/kvm/
H A Dtrace.h268 AREG(TMR), AREG(IRR), AREG(ESR), AREG(ICR), AREG(ICR2), AREG(LVTT), \
/linux-6.15/arch/powerpc/xmon/
H A Dppc-opc.c660 #define TMR SPR macro
5193 {"mftmr", X(31,366), X_MASK, PPCTMR|E6500, 0, {RT, TMR}},
5549 {"mttmr", X(31,494), X_MASK, PPCTMR|E6500, 0, {TMR, RS}},
/linux-6.15/drivers/accel/habanalabs/gaudi/
H A Dgaudi.c7308 case TMR: in gaudi_print_nic_axi_irq_info()
/linux-6.15/
H A DMAINTAINERS15870 MICROBLAZE TMR INJECT
15876 MICROBLAZE TMR MANAGER