Home
last modified time | relevance | path

Searched refs:SQ_WAVE_STATUS__EXECZ_MASK (Results 1 – 15 of 15) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h9970 #define SQ_WAVE_STATUS__EXECZ_MASK 0x00000200L macro
H A Dgfx_7_2_sh_mask.h12493 #define SQ_WAVE_STATUS__EXECZ_MASK 0x200 macro
H A Dgfx_8_0_sh_mask.h14373 #define SQ_WAVE_STATUS__EXECZ_MASK 0x200 macro
H A Dgfx_8_1_sh_mask.h14771 #define SQ_WAVE_STATUS__EXECZ_MASK 0x200 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h28444 #define SQ_WAVE_STATUS__EXECZ_MASK … macro
H A Dgc_9_1_sh_mask.h29656 #define SQ_WAVE_STATUS__EXECZ_MASK … macro
H A Dgc_9_2_1_sh_mask.h29982 #define SQ_WAVE_STATUS__EXECZ_MASK … macro
H A Dgc_9_4_3_sh_mask.h31343 #define SQ_WAVE_STATUS__EXECZ_MASK … macro
H A Dgc_9_4_2_sh_mask.h32713 #define SQ_WAVE_STATUS__EXECZ_MASK … macro
H A Dgc_11_5_0_sh_mask.h36391 #define SQ_WAVE_STATUS__EXECZ_MASK … macro
H A Dgc_11_0_0_sh_mask.h41462 #define SQ_WAVE_STATUS__EXECZ_MASK … macro
H A Dgc_12_0_0_sh_mask.h40197 #define SQ_WAVE_STATUS__EXECZ_MASK … macro
H A Dgc_10_1_0_sh_mask.h42757 #define SQ_WAVE_STATUS__EXECZ_MASK … macro
H A Dgc_11_0_3_sh_mask.h44499 #define SQ_WAVE_STATUS__EXECZ_MASK … macro
H A Dgc_10_3_0_sh_mask.h48000 #define SQ_WAVE_STATUS__EXECZ_MASK … macro