Home
last modified time | relevance | path

Searched refs:SQ_IND_INDEX__WAVE_ID__SHIFT (Results 1 – 24 of 24) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c2963 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
2975 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
H A Dgfx_v9_4_2.c1807 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
H A Dgfx_v7_0.c4058 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
4070 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
H A Dgfx_v9_4_3.c714 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
726 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
H A Dgfx_v12_0.c800 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
810 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
H A Dgfx_v8_0.c5179 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
5191 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
H A Dgfx_v11_0.c982 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
992 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
H A Dgfx_v9_0.c1932 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
1944 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
H A Dgfx_v10_0.c4478 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
4488 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h9017 #define SQ_IND_INDEX__WAVE_ID__SHIFT 0x00000000 macro
H A Dgfx_7_2_sh_mask.h12400 #define SQ_IND_INDEX__WAVE_ID__SHIFT 0x0 macro
H A Dgfx_8_0_sh_mask.h14270 #define SQ_IND_INDEX__WAVE_ID__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h14668 #define SQ_IND_INDEX__WAVE_ID__SHIFT 0x0 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h2620 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro
H A Dgc_9_1_sh_mask.h2468 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h2426 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h2821 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h26056 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro
H A Dgc_11_5_0_sh_mask.h4268 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro
H A Dgc_11_0_0_sh_mask.h7206 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro
H A Dgc_12_0_0_sh_mask.h23920 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h8108 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h8065 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro
H A Dgc_10_3_0_sh_mask.h8440 #define SQ_IND_INDEX__WAVE_ID__SHIFT … macro