Home
last modified time | relevance | path

Searched refs:SQ_IND_INDEX__SIMD_ID__SHIFT (Results 1 – 15 of 15) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c2964 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_ind()
2976 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_regs()
H A Dgfx_v9_4_2.c1808 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_ind()
H A Dgfx_v7_0.c4059 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_ind()
4071 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_regs()
H A Dgfx_v9_4_3.c715 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_ind()
727 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_regs()
H A Dgfx_v8_0.c5180 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_ind()
5192 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_regs()
H A Dgfx_v9_0.c1933 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_ind()
1945 (simd << SQ_IND_INDEX__SIMD_ID__SHIFT) | in wave_read_regs()
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h9011 #define SQ_IND_INDEX__SIMD_ID__SHIFT 0x00000004 macro
H A Dgfx_7_2_sh_mask.h12402 #define SQ_IND_INDEX__SIMD_ID__SHIFT 0x4 macro
H A Dgfx_8_0_sh_mask.h14272 #define SQ_IND_INDEX__SIMD_ID__SHIFT 0x4 macro
H A Dgfx_8_1_sh_mask.h14670 #define SQ_IND_INDEX__SIMD_ID__SHIFT 0x4 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h2621 #define SQ_IND_INDEX__SIMD_ID__SHIFT … macro
H A Dgc_9_1_sh_mask.h2469 #define SQ_IND_INDEX__SIMD_ID__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h2427 #define SQ_IND_INDEX__SIMD_ID__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h2822 #define SQ_IND_INDEX__SIMD_ID__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h26057 #define SQ_IND_INDEX__SIMD_ID__SHIFT … macro