Home
last modified time | relevance | path

Searched refs:SPRCTL (Results 1 – 6 of 6) sorted by relevance

/linux-6.15/drivers/gpu/drm/i915/display/
H A Dintel_sprite.c864 intel_de_write_fw(display, SPRCTL(pipe), sprctl); in ivb_sprite_update_arm()
879 intel_de_write_fw(display, SPRCTL(pipe), 0); in ivb_sprite_disable_arm()
892 error->ctl = intel_de_read(display, SPRCTL(crtc->pipe)); in ivb_sprite_capture_error()
911 ret = intel_de_read(display, SPRCTL(plane->pipe)) & SPRITE_ENABLE; in ivb_sprite_get_hw_state()
H A Dintel_sprite_regs.h118 #define SPRCTL(pipe) _MMIO_PIPE(pipe, _SPRA_CTL, _SPRB_CTL) macro
/linux-6.15/drivers/gpu/drm/i915/gvt/
H A Ddisplay.c203 vgpu_vreg_t(vgpu, SPRCTL(pipe)) &= ~SPRITE_ENABLE; in emulate_monitor_status_change()
517 vgpu_vreg_t(vgpu, SPRCTL(pipe)) &= ~SPRITE_ENABLE; in emulate_monitor_status_change()
H A Dcmd_parser.c1322 info->ctrl_reg = SPRCTL(info->pipe); in gen8_decode_mi_display_flip()
H A Dhandlers.c1052 if (vgpu_vreg_t(vgpu, SPRCTL(pipe)) & PLANE_CTL_ASYNC_FLIP) in spr_surf_mmio_write()
/linux-6.15/drivers/gpu/drm/i915/
H A Dintel_gvt_mmio_table.c198 MMIO_D(SPRCTL(PIPE_A)); in iterate_generic_mmio()
211 MMIO_D(SPRCTL(PIPE_B)); in iterate_generic_mmio()
224 MMIO_D(SPRCTL(PIPE_C)); in iterate_generic_mmio()