Home
last modified time | relevance | path

Searched refs:SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h8952 #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT 0x0 macro
H A Dgfx_8_0_sh_mask.h10572 #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h10970 #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT 0x0 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12461 #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT … macro
H A Dgc_9_1_sh_mask.h13761 #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h13626 #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h15989 #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h25051 #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT … macro
H A Dgc_11_5_0_sh_mask.h22247 #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT … macro
H A Dgc_11_0_0_sh_mask.h26235 #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT … macro
H A Dgc_12_0_0_sh_mask.h33373 #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h19831 #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h28735 #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT … macro
H A Dgc_10_3_0_sh_mask.h18126 #define SPI_RESOURCE_RESERVE_CU_5__VGPR__SHIFT … macro