Home
last modified time | relevance | path

Searched refs:SOC24_DPG_MODE_OFFSET (Results 1 – 3 of 3) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v5_0_1.c448 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
452 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
456 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
460 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
462 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
466 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
469 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
472 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
474 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
479 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_1_mc_resume_dpg_mode()
[all …]
H A Dvcn_v5_0_0.c510 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
513 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
516 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
518 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
522 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
525 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
528 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
530 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
535 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_mc_resume_dpg_mode()
732 WREG32_SOC24_DPG_MODE(inst_idx, SOC24_DPG_MODE_OFFSET( in vcn_v5_0_0_start_dpg_mode()
[all …]
H A Damdgpu_vcn.h162 #define SOC24_DPG_MODE_OFFSET(ip, inst_idx, reg) \ macro