Home
last modified time | relevance | path

Searched refs:SE_BROADCAST_WRITES (Results 1 – 23 of 23) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gfx_v12.c179 SE_BROADCAST_WRITES, 1); in wave_control_execute_v12()
H A Dimu_v12_0.c290 val = REG_GET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES) << 18 | in imu_v12_0_grbm_gfx_index_remap()
H A Damdgpu_amdkfd_gfx_v8.c558 SE_BROADCAST_WRITES, 1); in kgd_wave_control_execute()
H A Damdgpu_amdkfd_gfx_v10_3.c605 SE_BROADCAST_WRITES, 1); in wave_control_execute_v10_3()
H A Damdgpu_amdkfd_gfx_v11.c590 SE_BROADCAST_WRITES, 1); in wave_control_execute_v11()
H A Damdgpu_amdkfd_gfx_v10.c693 SE_BROADCAST_WRITES, 1); in kgd_wave_control_execute()
H A Damdgpu_amdkfd_gfx_v9.c643 SE_BROADCAST_WRITES, 1); in kgd_gfx_v9_wave_control_execute()
H A Dgfx_v9_4.c105 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES, in gfx_v9_4_select_se_sh()
H A Dgfx_v9_4_2.c860 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES, in gfx_v9_4_2_select_se_sh()
H A Dgfx_v9_4_3.c698 SE_BROADCAST_WRITES, 1); in gfx_v9_4_3_xcc_select_se_sh()
H A Dgfx_v12_0.c1599 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES, in gfx_v12_0_select_se_sh()
H A Dgfx_v8_0.c3421 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES, 1); in gfx_v8_0_select_se_sh()
H A Dgfx_v11_0.c1878 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES, in gfx_v11_0_select_se_sh()
H A Dgfx_v9_0.c2488 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES, 1); in gfx_v9_0_select_se_sh()
H A Dgfx_v10_0.c5031 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES, in gfx_v10_0_select_se_sh()
/linux-6.15/drivers/gpu/drm/radeon/
H A Dnid.h299 #define SE_BROADCAST_WRITES (1 << 31) macro
H A Dni.c1098 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES); in cayman_gpu_init()
1099 WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES); in cayman_gpu_init()
H A Dsid.h1004 #define SE_BROADCAST_WRITES (1 << 31) macro
H A Dcikd.h1633 #define SE_BROADCAST_WRITES (1 << 31) macro
H A Devergreend.h416 #define SE_BROADCAST_WRITES (1 << 31) macro
H A Devergreen.c3494 WREG32(GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES); in evergreen_gpu_init()
3495 WREG32(RLC_GFX_INDEX, INSTANCE_BROADCAST_WRITES | SE_BROADCAST_WRITES); in evergreen_gpu_init()
H A Dsi.c2933 data |= SH_BROADCAST_WRITES | SE_BROADCAST_WRITES; in si_select_se_sh()
2935 data |= SE_BROADCAST_WRITES | SH_INDEX(sh_num); in si_select_se_sh()
H A Dcik.c3032 data |= SH_BROADCAST_WRITES | SE_BROADCAST_WRITES; in cik_select_se_sh()
3034 data |= SE_BROADCAST_WRITES | SH_INDEX(sh_num); in cik_select_se_sh()