Home
last modified time | relevance | path

Searched refs:R_P0_TSSI_TRK (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/net/wireless/realtek/rtw89/
H A Drtw8851b_rfk.c595 R_P0_TSSI_TRK + (path << 13), in _rx_dck()
605 R_P0_TSSI_TRK + (path << 13), in _rx_dck()
1823 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK + (path << 13), in _dpk_tssi_pause()
2811 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT_EN, 0x0); in _tssi_enable()
2812 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_RFC, 0x3); in _tssi_enable()
2813 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT, 0xc0); in _tssi_enable()
2814 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT_EN, 0x0); in _tssi_enable()
2815 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT_EN, 0x1); in _tssi_enable()
3383 rtw89_phy_read32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT)); in rtw8851b_tssi_default_txagc()
3385 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT, 0xc0); in rtw8851b_tssi_default_txagc()
[all …]
H A Drtw8852bt.c455 rtw89_phy_write32_set(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8852bt_bb_reset()
462 rtw89_phy_write32_clr(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8852bt_bb_reset()
481 static const u32 tssi_trk[2] = {R_P0_TSSI_TRK, R_P1_TSSI_TRK}; in rtw8852bt_tssi_cont_en()
H A Drtw8852b.c482 rtw89_phy_write32_set(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8852b_bb_reset()
487 rtw89_phy_write32_clr(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8852b_bb_reset()
505 static const u32 tssi_trk[2] = {R_P0_TSSI_TRK, R_P1_TSSI_TRK}; in rtw8852b_tssi_cont_en()
H A Drtw8852b_rfk.c318 R_P0_TSSI_TRK + (path << 13), in _rx_dck()
330 R_P0_TSSI_TRK + (path << 13), in _rx_dck()
1829 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK + (path << 13), in _dpk_tssi_pause()
3073 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, in _tssi_enable()
3076 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, in _tssi_enable()
3078 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, in _tssi_enable()
3080 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, in _tssi_enable()
3111 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_RFC, 0x1); in _tssi_disable()
3925 rtw89_phy_read32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT), in rtw8852b_tssi_default_txagc()
3928 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT, 0xc0); in rtw8852b_tssi_default_txagc()
[all …]
H A Drtw8852bt_rfk.c393 R_P0_TSSI_TRK + (path << 13), in _rx_dck()
405 R_P0_TSSI_TRK + (path << 13), in _rx_dck()
1911 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK + (path << 13), in _dpk_tssi_pause()
3148 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, in _tssi_enable()
3151 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, in _tssi_enable()
3153 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, in _tssi_enable()
3155 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, in _tssi_enable()
3186 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_RFC, 0x1); in _tssi_disable()
3997 rtw89_phy_read32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT), in rtw8852bt_tssi_default_txagc()
4000 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT, 0xc0); in rtw8852bt_tssi_default_txagc()
[all …]
H A Drtw8852a.c1161 rtw89_phy_write32_set(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8852a_bb_reset()
1166 rtw89_phy_write32_clr(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8852a_bb_reset()
1209 rtw89_phy_write32_set(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8852a_bbrst_for_rfk()
1212 rtw89_phy_write32_clr(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8852a_bbrst_for_rfk()
H A Drtw8851b.c1416 rtw89_phy_write32_set(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8851b_bb_reset()
1420 rtw89_phy_write32_clr(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8851b_bb_reset()
1544 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN, 0x0); in rtw8851b_tssi_cont_en()
1547 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN, 0x1); in rtw8851b_tssi_cont_en()
H A Drtw8852c_rfk.c1983 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK + (path << 13), in _dpk_tssi_pause()
4199 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK + (path << 13), in _rx_dck()
4228 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK + (path << 13), in _rx_dck()
4429 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT, in rtw8852c_tssi_default_txagc()
4434 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT_EN, 0x0); in rtw8852c_tssi_default_txagc()
4435 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT_EN, 0x1); in rtw8852c_tssi_default_txagc()
H A Drtw8852a_rfk.c1948 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK + (path << 13), in _dpk_tssi_pause()
3843 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT, in rtw8852a_tssi_default_txagc()
3848 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT_EN, 0x0); in rtw8852a_tssi_default_txagc()
3849 rtw89_phy_write32_mask(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_OFT_EN, 0x1); in rtw8852a_tssi_default_txagc()
H A Dreg.h8761 #define R_P0_TSSI_TRK 0x5818 macro