Home
last modified time | relevance | path

Searched refs:RV_REG_SP (Results 1 – 3 of 3) sorted by relevance

/linux-6.15/arch/riscv/net/
H A Dbpf_jit_comp64.c270 emit_addi(RV_REG_SP, RV_REG_SP, stack_adjust, ctx); in __build_epilogue()
911 emit_addi(RV_REG_SP, RV_REG_SP, -16, ctx); in __arch_prepare_bpf_trampoline()
912 emit_sd(RV_REG_SP, 8, RV_REG_RA, ctx); in __arch_prepare_bpf_trampoline()
913 emit_sd(RV_REG_SP, 0, RV_REG_FP, ctx); in __arch_prepare_bpf_trampoline()
916 emit_addi(RV_REG_SP, RV_REG_SP, -stack_size, ctx); in __arch_prepare_bpf_trampoline()
926 emit_addi(RV_REG_SP, RV_REG_SP, -stack_size, ctx); in __arch_prepare_bpf_trampoline()
1033 emit_addi(RV_REG_SP, RV_REG_SP, stack_size, ctx); in __arch_prepare_bpf_trampoline()
1035 emit_ld(RV_REG_RA, 8, RV_REG_SP, ctx); in __arch_prepare_bpf_trampoline()
1037 emit_addi(RV_REG_SP, RV_REG_SP, 16, ctx); in __arch_prepare_bpf_trampoline()
1049 emit_addi(RV_REG_SP, RV_REG_SP, stack_size, ctx); in __arch_prepare_bpf_trampoline()
[all …]
H A Dbpf_jit_comp32.c155 emit(rv_lw(RV_REG_RA, stack_adjust - 4, RV_REG_SP), ctx); in __build_epilogue()
156 emit(rv_lw(RV_REG_FP, stack_adjust - 8, RV_REG_SP), ctx); in __build_epilogue()
157 emit(rv_lw(RV_REG_S1, stack_adjust - 12, RV_REG_SP), ctx); in __build_epilogue()
158 emit(rv_lw(RV_REG_S2, stack_adjust - 16, RV_REG_SP), ctx); in __build_epilogue()
159 emit(rv_lw(RV_REG_S3, stack_adjust - 20, RV_REG_SP), ctx); in __build_epilogue()
165 emit(rv_addi(RV_REG_SP, RV_REG_SP, stack_adjust), ctx); in __build_epilogue()
750 emit(rv_addi(RV_REG_SP, RV_REG_SP, -16), ctx); in emit_call()
751 emit(rv_sw(RV_REG_SP, 0, lo(r5)), ctx); in emit_call()
752 emit(rv_sw(RV_REG_SP, 4, hi(r5)), ctx); in emit_call()
771 emit(rv_addi(RV_REG_SP, RV_REG_SP, 16), ctx); in emit_call()
[all …]
H A Dbpf_jit.h34 RV_REG_SP = 2, /* Stack pointer */ enumerator
661 return rv_ci_insn(0x3, imm, RV_REG_SP, 0x1); in rvc_addi16sp()
998 if (rvc_enabled() && rd == RV_REG_SP && rd == rs && is_10b_int(imm) && imm && !(imm & 0xf)) in emit_addi()
1000 else if (rvc_enabled() && is_creg(rd) && rs == RV_REG_SP && is_10b_uint(imm) && in emit_addi()
1019 if (rvc_enabled() && rd && rd != RV_REG_SP && is_6b_int(imm) && imm) in emit_lui()
1091 if (rvc_enabled() && rs1 == RV_REG_SP && rd && is_8b_uint(off) && !(off & 0x3)) in emit_lw()
1101 if (rvc_enabled() && rs1 == RV_REG_SP && is_8b_uint(off) && !(off & 0x3)) in emit_sw()
1144 if (rvc_enabled() && rs1 == RV_REG_SP && rd && is_9b_uint(off) && !(off & 0x7)) in emit_ld()
1154 if (rvc_enabled() && rs1 == RV_REG_SP && is_9b_uint(off) && !(off & 0x7)) in emit_sd()