Home
last modified time | relevance | path

Searched refs:RLC_GPM_PERF_COUNT_0__ENABLE_MASK (Results 1 – 14 of 14) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h8115 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK 0x100000 macro
H A Dgfx_8_0_sh_mask.h9027 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK 0x100000 macro
H A Dgfx_8_1_sh_mask.h9567 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK 0x100000 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h19822 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK … macro
H A Dgc_9_1_sh_mask.h21129 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK … macro
H A Dgc_9_2_1_sh_mask.h21056 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK … macro
H A Dgc_9_4_3_sh_mask.h23186 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK … macro
H A Dgc_9_4_2_sh_mask.h13262 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK … macro
H A Dgc_11_5_0_sh_mask.h23208 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK … macro
H A Dgc_11_0_0_sh_mask.h27175 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK … macro
H A Dgc_12_0_0_sh_mask.h15004 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK … macro
H A Dgc_10_1_0_sh_mask.h27794 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK … macro
H A Dgc_11_0_3_sh_mask.h29696 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK … macro
H A Dgc_10_3_0_sh_mask.h26073 #define RLC_GPM_PERF_COUNT_0__ENABLE_MASK … macro