Home
last modified time | relevance | path

Searched refs:RISCV_RELEASE_BARRIER (Results 1 – 3 of 3) sorted by relevance

/linux-6.15/arch/riscv/include/asm/
H A Dfence.h11 #define RISCV_RELEASE_BARRIER RISCV_FENCE_ASM(rw, w) macro
15 #define RISCV_RELEASE_BARRIER macro
H A Dcmpxchg.h105 _arch_xchg(ptr, x, "", "", RISCV_RELEASE_BARRIER, "", "")
274 SC_PREPEND(RISCV_RELEASE_BARRIER), SC_APPEND(""), \
275 CAS_PREPEND(RISCV_RELEASE_BARRIER), CAS_APPEND(""))
H A Datomic.h25 __asm__ __volatile__(RISCV_RELEASE_BARRIER "" ::: "memory");