Home
last modified time | relevance | path

Searched refs:REG_BIT8 (Results 1 – 2 of 2) sorted by relevance

/linux-6.15/drivers/gpu/drm/i915/display/
H A Dintel_cx0_phy_regs.h222 #define C10_PLL0_SSC_EN REG_BIT8(0)
223 #define C10_PLL0_DIVCLK_EN REG_BIT8(1)
224 #define C10_PLL0_DIV5CLK_EN REG_BIT8(2)
225 #define C10_PLL0_WORDDIV2_EN REG_BIT8(3)
226 #define C10_PLL0_FRACEN REG_BIT8(4)
227 #define C10_PLL0_PMIX_EN REG_BIT8(5)
232 #define C10_PLL8_SSC_UP_SPREAD REG_BIT8(5)
243 #define C10_PLL16_ANA_CPINTGS_L REG_BIT8(7)
268 #define PHY_C10_VDR_OVRD_TX1 REG_BIT8(0)
269 #define PHY_C10_VDR_OVRD_TX2 REG_BIT8(2)
[all …]
/linux-6.15/drivers/gpu/drm/i915/
H A Di915_reg_defs.h33 #define REG_BIT8(__n) \ macro