Home
last modified time | relevance | path

Searched refs:RB_OVERFLOW (Results 1 – 18 of 18) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Diceland_ih.c197 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in iceland_ih_get_wptr()
203 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in iceland_ih_get_wptr()
206 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in iceland_ih_get_wptr()
H A Dcz_ih.c197 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in cz_ih_get_wptr()
203 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in cz_ih_get_wptr()
206 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in cz_ih_get_wptr()
H A Dtonga_ih.c199 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in tonga_ih_get_wptr()
205 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in tonga_ih_get_wptr()
208 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in tonga_ih_get_wptr()
H A Dvega10_ih.c349 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in vega10_ih_get_wptr()
357 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in vega10_ih_get_wptr()
360 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in vega10_ih_get_wptr()
H A Dnavi10_ih.c420 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in navi10_ih_get_wptr()
428 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in navi10_ih_get_wptr()
430 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in navi10_ih_get_wptr()
H A Dvega20_ih.c429 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in vega20_ih_get_wptr()
437 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in vega20_ih_get_wptr()
440 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in vega20_ih_get_wptr()
H A Dih_v6_0.c443 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in ih_v6_0_get_wptr()
447 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in ih_v6_0_get_wptr()
449 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in ih_v6_0_get_wptr()
H A Dih_v6_1.c415 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in ih_v6_1_get_wptr()
419 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in ih_v6_1_get_wptr()
421 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in ih_v6_1_get_wptr()
H A Dih_v7_0.c415 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in ih_v7_0_get_wptr()
419 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in ih_v7_0_get_wptr()
421 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in ih_v7_0_get_wptr()
H A Dsid.h661 # define RB_OVERFLOW (1 << 0) macro
/linux-6.15/drivers/gpu/drm/radeon/
H A Dsid.h662 # define RB_OVERFLOW (1 << 0) macro
H A Dcikd.h812 # define RB_OVERFLOW (1 << 0) macro
H A Devergreend.h1231 # define RB_OVERFLOW (1 << 0) macro
H A Dr600d.h670 # define RB_OVERFLOW (1 << 0) macro
H A Dr600.c4046 if (wptr & RB_OVERFLOW) { in r600_get_ih_wptr()
4047 wptr &= ~RB_OVERFLOW; in r600_get_ih_wptr()
H A Devergreen.c4684 if (wptr & RB_OVERFLOW) { in evergreen_get_ih_wptr()
4685 wptr &= ~RB_OVERFLOW; in evergreen_get_ih_wptr()
H A Dsi.c6199 if (wptr & RB_OVERFLOW) { in si_get_ih_wptr()
6200 wptr &= ~RB_OVERFLOW; in si_get_ih_wptr()
H A Dcik.c7490 if (wptr & RB_OVERFLOW) { in cik_get_ih_wptr()
7491 wptr &= ~RB_OVERFLOW; in cik_get_ih_wptr()